FAIRCHILD

SEMICONDUCTOR

74ACT258 Quad 2-Input Multiplexer with 3-STATE Outputs

General Description

The ACT258 is a quad 2-input multiplexer with 3-STATE outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus-oriented systems.

Features

- \blacksquare I_{CC} and I_{OZ} reduced by 50%
- Multiplexer expansion by tying outputs together

November 1988


Revised November 1999

- Inverting 3-STATE outputs
- Outputs source/sink 24 mA
- TTL-compatible inputs


Ordering Code:

Order Number	Package Number	Package Description
74ACT258SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74ACT258SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE 11, 5.3mm Wide
74ACT258MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT258PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.



Connection Diagram



Pin Descriptions

Pin Names	Description				
S	Common Data Select Input				
OE	3-STATE Output Enable Input				
I _{0a} –I _{0d}	Data Inputs from Source 0				
I _{1a} –I _{1d} Data Inputs from Source 1					
$\overline{Z}_a - \overline{Z}_d$	3-STATE Inverting Data Outputs				

FACT[™] is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS009950

www.fairchildsemi.com

74ACT258

Truth Table

Output Enable	Select Input	Data Inputs				Outputs
OE	s	I ₀	I ₁	z		
н	Х	Х	Х	Z		
L	Н	Х	L	Н		
L	н	Х	Н	L		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


Z = High Impedance

Functional Description

The ACT258 is a quad 2-input multiplexer with 3-STATE outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The ACT258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$\overline{Z}_{a} = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S})$
$\overline{Z}_b = \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$
$\overline{Z}_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S})$
$\overline{Z}_{d} = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$

When the Output Enable input $(\overline{\text{OE}})$ is HIGH, the outputs are forced to a high impedance state. If the outputs of the 3-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-STATE devices whose outputs are tied together are designed so there is no overlap.



www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (I _{IK})	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I _{OK})	
$V_0 = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	$-0.5 V$ to $V_{CC} + 0.5 V$
DC Output Source	
or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature (T _J)	
PDIP	140°C

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns

74ACT258

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
		(V)	Typ Gu		aranteed Limits	Units	Conditions	
VIH	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -30 \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	100T - 30 mA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	V _I = V _{CC} , GND	
	Leakage Current	5.5		±0.1	1.0	μΛ	VI - VCC, GND	
I _{OZ}	Maximum 3-STATE	5.5		±0.25	±2.5	μA	$V_{I} = V_{IL}, V_{IH}$	
	Current	0.0		±0.25	12.0	μΛ	$V_{O} = V_{CC}, GND$	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$	
	Supply Current	5.5		4.0	40.0	μΑ	or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.


AC Electrical Characteristics


Symbol	Parameter	v _{cc}	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(V)						
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	2.0	6.5	8.5	1.5	9.5	ns
	I_n to \overline{Z}_n	5.0	2.0	0.5	0.0	1.5	9.5	115
t _{PHL}	Propagation Delay	5.0	2.0	5.5	7.5	1.5	8.0	ns
	I_n to \overline{Z}_n	5.0	2.0	5.5	1.5	1.5	0.0	115
t _{PLH}	Propagation Delay	5.0	3.0	7.5	10.5	2.0	11.5	ns
	S to Z _n	5.0	3.0	7.5	10.5	2.0	11.5	115
PHL	Propagation Delay	5.0	1.5	7.0	9.5	1.5	11.0	ns
	S to \overline{Z}_n	5.0	1.5	7.0	5.5	1.5	11.0	115
t _{PZH}	Output Enable Time	5.0	2.0	6.5	8.5	1.5	9.5	ns
t _{PZL}	Output Enable Time	5.0	2.0	6.5	8.5	1.5	9.5	ns
PHZ	Output Disable Time	5.0	1.5	7.0	9.0	1.0	10.0	ns
PLZ	Output Disable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns

Capacitance

Symbol Parameter Typ Units Conditions CIN Input Capacitance 4.5 pF V_{CC} = OPEN CPD Power Dissipation Capacitance 55.0 pF V_{CC} = 5.0V


www.fairchildsemi.com






www.fairchildsemi.com

6





www.fairchildsemi.com

8