November 1990



54ACQ/74ACQ821 • 54ACTQ/74ACTQ821 Quiet Series 10-Bit D Flip-Flop with TRI-STATE® Outputs

General Description


The 'ACQ/'ACTQ821 is a 10-bit D flip-flop with non-inverting TRI-STATE outputs arranged in a broadside pinout. The 'ACQ/'ACTQ821 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.


The information for the ACQ821 is Advance information only.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Non-inverting TRI-STATE outputs for bus interfacing
- 4 kV minimum ESD immunity
- Outputs source/sink 24 mA
- Functionally identical to the AM29821

Logic Symbols






Pin Names	Description
D ₀ -D ₉	Data Inputs
O ₀ -O ₉	Data Outputs
ŌĒ	Output Enable Input
CP	Clock Input

TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT Quiet Series™ and GTO™ are trademarks of National Semiconductor Corporation

TL/F/10686





RRD-B20M110/Printed in U.S. A

Downloaded from Elcodis.com electronic components distributor

©1990 National Semiconductor Corporation

Functional Description

Logic Diagram

The 'ACQ/'ACTQ821 consists of ten D-type edge-triggered flip-flops. The buffered Clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With \overline{OE} LOW the contents of the flip-flops are available at the outputs. When \overline{OE} is HIGH the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

The 'ACQ/'ACTQ821 is functionally and pin compatible with the AM29821.

Function Table


	Inputs		Internal	Outputs	Function	
ΘĒ	СР	D	Q	0		
н	\	L	L	Z	High Z	
н	$\langle \rangle$	Н	н	Z	High Z	
L	<u>`</u>	L	L	L	Load	
L	~	Н	Н	н	Load	

H = HIGH Voltage Level

L = LOW Voltage Level

Z = HIGH Impedance

LOW-to-HIGH Clock Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{\rm I} = -0.5V$	— 20 mA
$V_{I} = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (V _I)	-0.5V to V _{CC} + 0.5V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	— 20 mA
$V_{\rm O} = V_{\rm CC} + 0.5 V$	+ 20 mA
DC Output Voltage (V _O)	-0.5V to V _{CC} $+0.5V$
DC Output Source	
or Sink Current (I _O)	± 50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	\pm 50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
DC Latch-Up Source	
or Sink Current	\pm 300 mA
Junction Temperature (TJ)	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V _{CC})	
'ACQ	2.0V to 6.0V
'ACTQ	4.5V to 5.5V
Input Voltage (VI)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	
74ACQ/ACTQ	-40°C to +85°C
54ACQ/ACTQ	-55°C to +125°C
Minimum Input Edge Rate ΔV/Δt 'ACQ Devices	
V_{IN} from 30% to 70% of V_{CC}	
V _{CC} @ 3.0V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate ΔV/Δt	
'ACTQ Devices	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns

DC Electrical Characteristics for 'ACQ Family Devices

			74 A	CQ	54ACQ	74ACQ			
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = −55°C to + 125°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур		Guaranteed Li	mits			
VIH	Minimum High Level	3.0	1.5	2.1	2.1	2.1		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	3.15	3.15	3.15	V	or V _{CC} - 0.1V	
		5.5	2.75	3.85	3.85	3.85			
VIL	Maximum Low Level	3.0	1.5	0.9	0.9	0.9		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	1.35	1.35	1.35	V	or V _{CC} – 0.1V	
		5.5	2.75	1.65	1.65	1.65			
V _{OH}	Minimum High Level	3.0	2.99	2.9	2.9	2.9		l _{OUT} = -50 μA	
	Output Voltage	4.5	4.49	4.4	4.4	4.4	V		
		5.5	5.49	5.4	5.4	5.4			
								*V _{IN} = V _{IL} or V _{II}	
		3.0		2.56	2.4	2.46		— 12 m/	
		4.5		3.86	3.7	3.76	V	I _{OH} — 24 m/	
		5.5		4.86	4.7	4.76		-24 m/	
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1	0.1		l _{OUT} = 50 μA	
	Output Voltage	4.5	0.001	0.1	0.1	0.1	V		
		5.5	0.001	0.1	0.1	0.1			
								*V _{IN} = V _{IL} or V _{IH}	
		3.0		0.36	0.50	0.44		12 m/	
		4.5		0.36	0.50	0.44	V	l _{OL} 24 m/	
		5.5		0.36	0.50	0.44		24 m/	

*All outputs loaded; thresholds on input associated with output under test.

	Parameter		74ACQ T _A = +25°C		54ACQ	74ACQ	Units	
Symbol		V _{CC} (V)			T _A = - 55°C to + 125°C	T _A = ~40°C to +85°C		Conditions
			Тур		Guaranteed L	imits		
1 _{IN}	Maximum Input Leakage Current	5.5		±0.1	± 1.0	± 1.0	μΑ	V _I = V _{CC} , GND (Note 1)
IOLD	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max
IOHD	Output Current	5.5			- 50	- 75	mA	V _{OHD} = 3.85V Min
Icc	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)
loz	Maximum TRI-STATE Leakage Current	5.5		±0.5	± 10.0	±5.0	μΑ	$V_{I} (OE) = V_{IL}, V_{IH}$ $V_{I} = V_{CC}, GND$ $V_{O} = V_{CC}, GND$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5			v	<i>Figures 1, 2</i> (Notes 2, 3)
VOLV	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2			v	<i>Figures 1, 2</i> (Notes 2, 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	3.1	3.5			v	(Notes 2, 4)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.9	1.5			v	(Notes 2, 4)

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

ICC for 54ACQ @ 25°C is identical to 74ACQ @ 25°C.

Note 2: Worst case package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 4: Maximum number of data inputs (n) switching. (n – 1) inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

			74A	сто	54ACTQ	74ACTQ			
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = ~55°C to +125°C	T _A = −40°C to +85°C	Units	Conditions	
			Тур		Guaranteed Li	imits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8 -	0.8 0.8	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	v	I _{OUT} = -50 μA	
		4.5 5.5		3.85 4.86	3.70 4.70	3.76 4.76	v	*V _{IN} = V _{IL} or V _{IH} 24 m/ I _{OH} 24 m/	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	*V _{IN} = V _{IL} or V _{IH} 24 m/ I _{OL} 24 m/	
l _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	$V_{I} = V_{CC}, GND$	
loz	Maximum TRI-STATE Leakage Current	5.5		±0.5	± 10.0	±5.0	μΑ	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$	
ССТ	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_{\rm l}=V_{\rm CC}-2.1V$	
IOLD	†Maximum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max	
онр	Output Current	5.5			- 50	-75	mA	V _{OHD} = 3.85V Mir	
lcc	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)	
V _{OLP}	Maximum High Level Output Noise	5.0	1.1	1.5			v	<i>Figures 1, 2</i> (Notes 2, 3)	
V _{OLV}	Maximum Low Level Output Noise	5.0	-0.6	-1.2			v	<i>Figures 1, 2</i> (Notes 2, 3)	
VIHD	Maximum High Level Dynamic Input Voltage	5.0	1.9	2.2			v	(Notes 2, 4)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			v	(Notes 2, 4)	

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 2: Worst case package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 4: Maximum number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics

				74ACQ			54ACQ		ACQ	
Symbol Para	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			$T_{A} = -55^{\circ}C$ to + 125^{\circ}C C_{L} = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units
			Min	Тур	Max	Min	Max	Min	Max	1
f _{max}	Maximum Clock Frequency	3.3 5.0			120		2		110	MHz
t _{PLH} , t _{PHL}	Propagation Delay CP to O _n	3.3 5.0			9.5				10.5	ns
t _{PZH} , t _{PZL}	Output Enable Time OE to On	3.3 5.0			11.0				12.0	ns
t _{PHZ} , t _{PLZ}	Output Disable Time OE to On	3.3 5.0			12.0				13.0	ns
toslh, toshl	Output to Output Skew** CP to On	3.3 5.0		1.0 0.5	1.5 1.0				1.5 1.0	ns

*Voltage Range 3.3 is 3.3V $\pm 0.3V$

Voltage Range 5.0 is 5.0V ±0.5V **Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toSHL) or LOW to HIGH (toSLH). Parameter guaranteed by design. Not tested.

AC Operating Requirements

			74/	ACQ	54ACQ	74ACQ	
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF		$T_{A} = -55^{\circ}C$ to + 125°C C _L = 50 pF	T _A = −40°C to +85°C C _L = 50 pF	Units
			Тур		Guaranteed Mini		
ts	Setup Time, HIGH or LOW D _n to CP	3.3 5.0		3.0		3.0	ns
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0		1.5		1.5	ns
t _w	CP Pulse Width HIGH or LOW	3.3 5.0		5.0		5.0	ns

*Voltage Range 3.3 is 3.3V \pm 0.3V

Voltage Range 5.0 is 5.0V $\pm 0.5V$

			-	74ACTQ		54A	сто	74A	СТО	
Symbol Parameter		V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = −55°C to + 125°C C _L = 50 pF		T _A = −40°C to +85°C C _L = 50 pF		Units
			Min	Тур	Max	Min	Max	Min	Max	
fmax	Maximum Clock Frequency	5.0			120				110	MHz
t _{PLH} , t _{PHL}	Propagation Delay CP to O _n	5.0	3.0	6.5	9.5			2.5	10.5	ns
tpzh, t _{PZL}	Output Enable Time OE to On	5.0	3.0	7.5	10.5			2.5	11.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time OE to O _n	5.0	1.0	6.5	8.5			1.0	9.0	ns
t _{OSLH,} t _{OSHL}	Output to Output Skew** CP to On	5.0		0.5	1.0				1.0	ns

*Voltage Range 5.0 is 5.0V ±0.5V **Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements

			74A	СТQ	54ACTQ	74ACTQ		
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+ 25°C 50 pF	$T_{A} = -55^{\circ}C$ to + 125^{\circ}C C _L = 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	
			Тур		Guaranteed Mini	mum	1	
ts	Setup Time, HIGH or LOW D _n to CP	5.0		3.0		3.0	ns	
t _h	Hold Time, HIGH or LOW D _n to CP	5.0		1.5		1.5	ns	
t _w	CP Pulse Width HIGH or LOW	5.0		4.5		5.5	ns	

Voltage Range 5.0 is 5.0V $\pm 0.5V$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{\rm CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	55.0	pF	$V_{\rm CC} = 5.0 V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 Ω .
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V_{CC} to 5.0V.
- 5. Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 8. Quiet Output Noise Voltage Waveforms

Note A: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz, $t_r = 3$ ns, $t_f = 3$ ns, skew < 150 ps. 6. Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

VOLP/VOLV and VOHP/VOHV:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.




FIGURE 9. Simultaneous Switching Test Circuit

TL/F/10686-7

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

