MITSUBISHI MICROCOMPUTERS M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

The M35052-XXXSP/FP is TV screen display control IC which can be used to display information such as number of channels, the date and messages and program schedules on the TV screen.

In particular, owing to the built-in SYNC-SEP (synchronous separation) circuit, the synchronous correction circuit, the Decoder circuit, and to the Encoder circuit, external circuits can be decrease and character turbulence that occurs when superimposing can be reduced. The processor can conform to the EDS broadcast service and is suitable for AV systems such as VTRs, LDs, and so on.

It is a silicon gate CMOS process and M35052-XXXSP is housed in a 20-pin shrink DIP package, M35052-XXXFP is housed in a 20-pin shrink SOP package.

For M35052-001SP/FP that is a standard ROM version of M35052-XXXSP/FP respectively, the character pattern is also mentioned.

FEATURES

 Screen composition 	24 characters X 10 lines,
	32 characters X 7 lines

- Display locations available

- Data input By the serial input function (16 bits)
- Coloring

Background coloring (composite video signal)

Blanking

Total blanking (14 X 18 dots)

Border size blanking

Character size blanking

Synchronizing signal

Composite synchronizing signal generation (PAL, NTSC, M-PAL)


- 2 output ports (1 digital line)
- Oscillation stop function

It is possible to stop the oscillation for synchronizing signal generation

- Built-in half-tone display function
- Built-in reversed character display function
- Built-in Decoder (NTSC only)
- Built-in Encoder (NTSC only)
- Built-in synchronous correction circuit
- Built-in synchronous separation circuit

APPLICATION

TV, VCR, Movie






SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PIN DESCRIPTION

Symbol	Pin name	Input/ Output	Function
OSC1	Clock input	Input	This is the filter output pin 1.
TESTA	Test pin		This is the pin for test. Connect this pin to GND during normal operation.
CS	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Includes built-in pull-up resistor.
SCK	Serial clock input/ output	Input	When CS pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in pull-up resistor is included.
SIN	Serial data input	Input/ Output	This is the pin for serial input of data and addresses for the display control register and the display data memory. Also, serially outputs decode data according to the settings in the relevant registers (serial I/O).
AC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Includes built-in pull-up resistor.
VDD2	Power pin	_	Please connect to +5V with the analog circuit power pin.
CVIDEO	Composite video signal output	Output	This is the output pin for composite video signals. It outputs 2VP-P composite video signals. In superimpose mode, character output etc. is superimposed on the external composite video signals from CVIN.
LECHA	Character level input	Input	This is the input pin which determines the "white" character color level in the composite video signal.
CVIN	Composite video signal input	Input	This is the input pin for external composite video signals. In superimpose mode, character output etc. is superimposed on these external composite video signals.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin.
EDO	Encode data output	Output	This is the output pin for encode data. It outputs three-valve data.
TESTB	Test pin	_	This is the pin for test. Connect this pin to GND during normal operation.
P0	Port P0 output	Output	This pin outputs the port output or BLNK1 (character background) signal.
P1	Port P1 output	Output	This pin outputs the port output or CO1(character) signal.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin (Analog side).
OSCIN	fsc input pin for synchronous signal generation	Input	This is the input pin for the sub-carrier frequency (fsc) for generating a synchronous signal. A frequency of 3.580MHz is needed for NTSC, and a frequency of 4.434MHz in needed for PAL and 3.576MHz is needed for M-PAL.
CP2	Filter output	Output	Filter output pin 2.
HOR	Horizontal synchro- nizing signal input	Input	This is the input pin for external composite video signals. This pin inputs the external video signal clamped sync-chip to 1.5V, and internally carries out synchronous separation.
VDD1	Power pin	_	Please connect to +5V with the digital circuit power pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

Address 0016 to EF16 are assigned to the display RAM, address F016 to F816 are assigned to the display control registers.

The internal circuit is reset and all display control registers (address F016 to F816) are set to "0" and display RAM (address 0016 to EF16) are RAM erased when the \overline{AC} pin level is "L".

Set "0" in any of DA7, DAD through DAF of addresses 0016 through EF16, and of DAE and DAF of addresses F016 through F816. Setting the blank code "FF16" as a character code is an exception. TESTn (n: a number) is MITSUBISHI test memory, so be sure to observe the setting conditions.

Bit Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks
0016	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
>	:			Reversed character	Blinking	Enc cha	ode dat racter c					Cha	racter	code			Display RAM
EF16	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	С3	C2	C1	C0	
F016	0	0	TEST25	W/R	TEST11	TEST10	DECB1	DECB0	SYSEP1	SYSEP0	SEPV1	SEPV0	PTD1	PTD0	PTC1	PTC0	Port output specify and so on
F116	0	0	TEST26	DVP4	DVP3	DVP2	DVP1	DVP0	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display start position and Decode position specify
F216	0	0	TEST27	EVP4	EVP3	EVP2	EVP1	EVP0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display start position and Encode position specify
F316	0	0	TEST28	TEST12	EFLD1	EFLD0	DFLD1	DFLD0	VSZ21	VSZ20	VSZ11	VSZ10	HSZ21	HSZ20	HSZ11	HSZ10	Character size and Encode Decode specify
F416	0	0	TEST29	TEST14	TEST13	SPACE	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0	Display mode specify
F516	0	0	TEST30	TEST19	MB/LB	TEST17	TEST16	TEST15	EQP	PALH	MPAL	INT/NON	N/P	BLINK2	BLINK1	BLINK0	Blinking specify and so on
F616	0	0	TEST31	TEST2	TEST1	TEST0	LBLACK	LIN24/32	BLKHF	BB	BG	BR	LEVEL0	PHASE2	PHASE1	PHASE0	Raster color specify
F716	0	0	TEST32	TEST24	RGBON	TEST22	CL17/18	CBLINK	CURS7	CURS6	CURS5	CURS4	CURS3	CURS2	CURS1	CURS0	Cursor display specify
F816	0	0	LEVEL1	EHP4	EHP3	EHP2	EHP1	EHP0	RAMERS	DSPON	STOP1	STOPIN	SCOR	EX	BLK1	BLK0	Control display and so on

Fig. 1 Memory constitution (M35052-XXXSP/FP)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM. The screen consitution (24 characters \times 10 lines) is shown in Figure 2 the screen constitution (32 characters \times 7 lines) is shown in 3.

24	1716	2F16	4716	5F16	7716	8F16	A716	B616 B716 B816 B916 BA16 BB16 BC16 BD16 BE16 BF16	2016 C116 C216 C316 C416 C516 C616 C716 C816 C916 CA16 CB16 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716	D816 D916 DA16 DB16 DC16 DD16 DE16 DF16 E016 E116 E216 E316 E416 E516 E616 E716 E816 E916 EA16 EB16 EC16 ED16 EE16 EF16
23	1616	2A16 2B16 2C16 2D16 2E16	4616	5E16	7616	8A16 8B16 8C16 8D16 8E16	9816 9916 9A16 9B16 9C169D16 9E16 9F16 A016 A116 A216 A316 A416 A516 A616	BE16	D616	EE16
22	1516	2D16	4416 4516	5D16	7516	8D16	A516	BD16	D516	ED16
21	1316 1416 1516	2C16	4416	5C16	7316 7416 7516	8C16	A416	BC16	D416	EC16
20	1316	2B16	4316	5B16	7316	8B16	A316	BB16	D316	EB16
19	1216	2A16	4216	5A16 5B16 5C16 5D16	7216	8A16	A216	BA16	D216	EA16
18	0816 0916 0A16 0B16 0C16 0D16 0E16 0F16 1016 1116	2616 2716 2816 2916	3816 3916 3A16 3B16 3C16 3D16 3E16 3F16 4016 4116	5616 5716 5816 5916	6916 6A16 6B16 6C16 6D16 6E16 6F16 7016 7116	8716 8816 8916	A116	B916	D116	E916
17	1016	2816	4016	5816	7016	8816	A016	B816	D016	E816
16	0F16	2716	3F16	5716	6F16	8716	9F16	B716	CF16	E716
15	0E16	2616	3E16	5616	6E16	8616	9E16	B616	CE16	E616
14	0D16	2016 2116 2216 2316 2416 2516	3D16	5316 5416 5516	6D16	8416 8516	9D16	B516	CD16	E516
13	0C16	2416	3C16	5416	6C16	8416	9C16	B416	CC16	E416
12	0B16	2316	3B16	5316	6B16	8316	9B16	B316	CB16	E316
	0A16	2216	3A16	5016 5116 5216	6A16	8216	9A16	B216	CA16	E216
10	0916	2116	3916	5116	6916	8116	9916	B116	C916	E116
6	0816	2016	3816	5016	6816	8016	9816	B016	C816	E016
8	0516 0616 0716	1F16	3716	4F16	6716	7F16	9716	AF16	C716	DF16
7	0616	1E16	3616	4E16	6616	7E16	9616	AE16	C616	DE16
9	0516	1D16	3516	4D16	6516	7D16	9516	AD16	C516	DD16
2	0416	B161C161D161E161F16	3416	4C16	6316 6416	7C16	9316 9416	AC16	C416	DC16
4	0316	1B16	3316	4B16	6316	7B16	9316	AB16	C316	DB 16
3	0116 0216 0316 0416	1A16 11	3216	4916 4A16 4B16 4C16 4D16 4E16 4F16	6216	7916 7A16 7B16 7C16 7D16 7E16 7F16	9216	AA16	C216	DA16
2	0116	1916 1,	3116	4916	6116	7916	9116	A816 A916 AA16 AB16 AC16 AD16 AE16 AF16 B016 B116 B216 B316 B416 B516	C116	D916
	0016	1816	3016	4816	6016	7816	9016	A816	C016	D816
Rows	-	2	3	4	2	9	7	∞	6	10

Fig. 2 Screen constitution (24 characters X 10 lines)

Note: The hexadecimal numbers in the boxes show the display RAM address.

						- 10	9	
32	1F16	3F16	5F16	7F16	9F16	BF16	DF16	
34	1E16	3E16	5E16	7E16	9E16	BE16	DE16	
30	1D16	3D16	5D16	7D16	9D16	BD16	DD16	
29	1C16	3C16	5C16	7C16	9C16	BC16	DC16	
28	1B16	3B16	5B16	7B16	9B16	BB16	DB16	
27	1A16	3A16	5A16	7A16	9A16	BA16	DA16	
26	1916	3916	5916	7916	9916	B916	D916	
25	1816	3816	5816	7816	9816	3816	D816	
24	1616 1716 1816 1916 1A16 1B16 1C16 1D16 1E16	3716	5716	7716	9716	3716)716	
23	1616	3616	5616	. 9192	9616	3616 I	J 616	
22	516	3516	5516	. 216	9216	3516)516[
21	1416	3416	5416	7416	9416	3416)416I	
20	1316	3316	5316	7316	9316	3316 I	J316[
19	1216	3216	5216	7216	9216	3216)216	
- 8	1116	3116	5116	7116	9116	3116	J116	
16 17 18	1016	3016	5016	. 9102	9016	3016 F) 016	
16)F16	2F16	1F16	3F16	3F16	\F16)F16[
)E16	2E16	1E16)E16	3E16	\E16)E16(
14 15)D16	:D16	D164)D16	3D16	\D16)D160	
13)C16	C162	C164)C16	3C16	\C16/	SC1 ₆ C	:
10 11 12 13)B16	2B16	1B16	3B16	3B16	\B16/)B16	ľ
<u> </u>)A16	2A16	1A16	3A16	3A16	\A16	3A16C	
10	916	2916	1916	3916	3916	1916	3916	
)816	816	1816	918	3816	1816	3816	
- ∞	0716 0816 0916 0A16 0B16 0C16 0D16 0E16 0F16 1016 1116 1216 1316 1416 1516	2716 2816 2916 2A16 2B16 2C16 2D16 2E16 2F16 3016 3116 3216 3316 3416 3516 3516 3716 3816 3816 3A16 3B16 3C16 3D16 3E16 3F16	4716 4816 4916 4A16 4B16 4C16 4D16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C16 5D16 5E16	6716 6816 6916 6A16 6B16 6C16 6D16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616 7716 7816 7916 7A16 7A16 7D16 7D16 7E16	8716 8816 8916 8A16 8B16 8C16 8D16 8E16 8F16 9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C16 9D16 9E16	A716/A816 A916/AA16/AB16/AC16/AD16/AE16/AF16/B016/B116/B216/B316/B416/B516/B616/B816/B816/B916/BA16/BB16/BC16/BD16/BE16/BF16	C716 C816 C916 CA16 CB16 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716 D816 D916 DA16 DB16 DC16 DD16 DE16 DF1	١.
)616	2616		9919	3616	1616	3616	
9)516	2516	1516	3516	3516	1516	3516	
- 2)416 (2416	4416	3416	3416	4416	3416	
4)316 (2316	4316	3316	3316	4316/	3316	
m	0216	2216	4216	5216	8216	4216/	3216	
~	0116	2116	4116	5116	3116	4116	3116	
	0016 0116 0216 0316 0416 0516 0616	2 2016 2116 2216 2316 2416 2516 2616	3 4016 4116 4216 4316 4416 4516 4616	6016 6116 6216 6316 6416 6516 6616	8016 8116 8216 8316 8416 8516 8616	A016 A116 A216 A316 A416 A516 A616	C016 C116 C216 C316 C416 C516 C616	
Rows	-	2	8	4	2	9	7	
_								

Notes 1. The hexadecimal numbers in the boxes show the display RAM address.

2. When 32 characters X 7 lines are displayed, set blank code "FF16" to character code of addresses E016 to EF16.

Fig. 3 Screen constitution (32 characters X 7 lines)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Display RAM DESCRIPTION

Display RAM Address 0016 to EF16

DA	Name		Contents	Remarks
0~C	IName	Status	Function	Remarks
0	C0	0	Set ROM-held character code of a character needed	
0	(LSB)	1	to display.	
1	C1	0		
'		1		
2	C2	0		
	02	1		
3	C3	0		
J 3	03	1		
4	C4	0		
	04	1		
5	5 C5	0		
	3 03			
6	C6	0		
	(MSB)	1		
7	_	0	Set to "0" during normal operation	(Note 2)
,		1	Can not be used	
8	EC0	0	When EFILD1, 0=1, 0 or 0, 1, set code of the data	Refer to encode function.
	200	1	needed to encode.	
9	EC1	0	When RGBON=1, set background color by character unit.	Refer to supplemental explanation (4).
	20.	1		explanation (1).
A	EC2	0		
		1		
В	BLINK	0	No blinking	Refer to BLINK2 to 0
	B BLINK		Blinking	(address F516)
C	C REV		Normal character	
			Reversed character	

Notes 1. Resetting at the \overline{AC} pin RAM-erases the display RAM, and the status turns as indicated by the mark \bigcirc around in the status column.

2. Set to "1" only when you set a blank code.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Display control register

(1) Address F0₁₆

DA	Register			С	ontents		Remarks
0~D	Register	Status			Functio	n	Remarks
0	PTC0	0	P	output (port	0)		Port output control
U	PICO	1	BL	NK1 output			
4	DTO4	0	P1	output (port	1)		
1	PTC1	1	C	D1 output		Refer to supplemental explanation (5	
	D-T-0	0	lt i	s negative po	larity at P0 οι	t. Control the port data	
2	PTD0	1	lt i	s positive pola	arity at P0 out	put "H", BLINK1 output	<u> </u>
_		0	lt i	s negative po	larity at P01 c	output "L", CO1 output.	
3	PTD1	1				utput "H", CO1 output.	Refer to supplemental explanation (5
		(0)	lt :	should be fixe	d to "0".		Specifies the vertical synchronou
4	SEPV0	1	Ca	an not be used	d.		separation criterion
		(0)	lt :	should be fixe	d to "0".		
5	SEPV1	1	Ca	an not be used	d.		Refer to supplemental explanation (1
		0		SYSEP1	SYSEP0	Bias potential	Specifies the sync-bias potential
6	SYSEP0	1	1	0	0	Can not be used.	
		0	-	0	1	Can not be used.	
7	SYSEP1	1	-	1	1	1.75 µ Can not be used.	
		0		DECB1	DECB0	Bias potential	Specifies the decoding bias
8	DECB0	1	-	0	0	2.35 µ	potential
		0	-	0	1	Can not be used.	
9	DECB1	1	-	1	0	Can not be used.	
		•	_	-	1	Can not be used.	
Α	TEST10	0		an not be used			
		1		should be fixe			
В	TEST11	0		should be fixe			
		1	Ca	an not be used	d.		
С	W/R	0	In	out data from	SIN pin	Control data I/O	
C	VV/IX	1	Oı	utput data fron	n SIN pin (No	Refer to decode data output timing.	
<u> </u>	TEOTOS	0	lt s	should be fixe	d to "0".		
D	TEST25	1					

Notes 1. The mark o around the status value means the reset status by the "L" level is input to AC pin.

2. Not necessary to release after setting W/R to "1". Turn CS to "H" to switch over to input mode.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address F1₁₆

DA	Register		Cont	ents		Remarks
0~D	Register	Status		Functi	on	Remarks
0	HP0	0	Let horizontal displa	y start p	osition be HS,	Set the horizontal display start
	(LSB)	1			position by use of HP7 through HP0. HP7 to HP0 = (00000000) to (00001111) setting is	
1	HP1	0	HS = T X $(\sum_{n=0}^{7} 2^n HPn + \sum_{n=0}^{7} 1)$	-6)		
	1 1	1				forbidden.
2	HP2	0		-		
	1112	1			∱vs	
3	HP3	0			V 10	It can be set this up to 240 steps in increments of one T.
	111.0	1	VERT	← >	Character	in increments of one 1.
4	HP4	0		HS	displaying	
	111 4	1			area	
5	HP5	0				
	111 0	1			_	
6	HP6	0				
	1110	1	T : The	e oscillati	on cycle of display clock	
7	HP7	0				
,	(MSB)	1				
8	DVP0	0	Let the slice lines be	e DVS,		Set the slice lines (horizontal
	(LSB)	1				scanning lines) under decoding by use of DVP4 through DVP0.
9	DVP1	0	$DVS = \sum_{n=0}^{4} 2^n DVPn + 6$			DVP4 to DVP0 = (00000) to
	DVII	1				(00011) setting is forbidden.
А	DVP2	0				Thus, it can be defined a setting
	DVIZ	1				up to 26 steps covered by a
В	DVP3	0				range from line 10 to line 35.
		1				Refer to supplemental explanation (2) about slice lines
С	DVP4	0				(DVS).
	(MSB)	1	It should be fixed to	"0".		
D	TEST26	0	Can not be used.			
	TESTZU	1				



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address F216

DA	Register		Contents
0~D	Register	Status	Function
0	VP0	0	Let vertical display start position be VS, Set the vertical display start
U	(LSB)	1	position by use of VP7 through VP0. VP7 to VP0 = (00000000)
1	VP1	0	HS = T X $\sum_{n=0}^{7} \text{VPn}$ to (00000110) setting is
'	VIII	1	forbidden.
2	VP2	0	
2	VFZ	1	It can be set this up to 249 steps
3	VP3	0	In incidence of other i.
3	VF3	1	Character WP7 to VP0 = (00000000) to Gisplaying (00100011) setting is forbidden
4	VP4	0	Character displaying VP7 to VP0 = (00000000) to (00100011) setting is forbidden.
4	VI 4	1	area
5	VP5	0	
3	VFS	1	
6	VP6	0	
0	VIO	1	H: The oscillation cycle of horizontal
7	VP7	0	synchronous signal
,	(MSB)	1	
8	EVP0	0	Let the encode lines be EVS, Sets the lines (horizontal
0	(LSB)	1	scanning lines) under encoding by use of EVP4 through EVP0.
9	EVP1	0	DVS= $\sum_{n=0}^{\infty} 2^n \text{EVpn+6}$ EVP4 to EVP0 = (00000) to
9	LVII	1	(00011) setting is forbidden.
Α	EVP2	0	Thus, it can be defined a setting up to 26 steps covered by a
A	LVIZ	1	range from line 10 to line 35.
В	EVP3	0	Refer to supplemental
ט	LVFS	1	explanation (2) about the encode
С	EVP4	0	lines (EVS).
	(MSB)	1	
D	TEST27	0	It should be fixed to "0".
D	120121	1	Can not be used.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address F316

DA	Register		С	ontents		Remarks			
0~D	Register	Status		Functi	on	Remarks			
		0	HSZ11	HSZ10	Horizontal direction size	Character size setting in the			
0	HSZ10	1	0	0	1T/dot	horizontal direction for the first			
			0	1	2T/dot	line.			
1	HSZ11	0	1	0	3T/dot				
		1	1	1	4T/dot				
0	110700	0	HSZ21	HSZ20	Horizontal direction size	Character size setting in the			
2	HSZ20	1	0	0	1T/dot	horizontal direction for the 2nd			
			- 0	1	2T/dot	line to 10th line.			
3	HSZ21	0	1	0	3T/dot				
		1	1	1	4T/dot				
	1/07/0	0	VSZ11	VSZ10	Vertical direction size	Character size setting in the			
4	VSZ10	1	0	0	1H/dot	vertical direction for the first line.			
			0	1	2H/dot				
5	VSZ11	0	1	0	3H/dot				
Ü	70211	1	1	1	4H/dot				
		0	VSZ21	VSZ20	Vertical direction size	Character size setting in the			
6	VSZ20	1	0	0	1H/dot	vertical direction for the 2nd line			
			0	1	2H/dot	to 10th line.			
7	VSZ21	0	1	0	3H/dot				
		1	1	1	4H/dot				
	0 05100	0	DFLD1	DFLD0	Field detection	Specifies the field determination			
8	DFLD0	1	0	0	OFF	procedure in relation to the			
			0	1	The first field	Decoding functions.			
9	DFLD1	0	1	0	The second field	Refer to supplemental			
		1	1	1	Can not be used	explanation (2).			
	EEU Do	0	EFLD1	EFLD0	Field detection	Specifies the field determination			
Α	EFILD0	1	0	0	OFF	procedure in relation to the			
			0	1	The first field	Encoding functions.			
В	EFLD1	0	1	0	The second field	Refer to supplemental			
		1	1	1	Can not be used	explanation (2).			
0	TEOT40	0	It should be fixe	d to "0".					
С	TEST12	1	Can not be used						
_		0	It should be fixe	d to "0".					
D	TEST28	1	Can not be used	4					



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address F416

DA	Register			Coi	ntents		Remarks
0~D	Register	Status			Function		Remarks
0	DSP0	0					Set the display mode of line 1.
U	DSF0	1]	ı	T		
1	DSP1	0	BLK1	BLK0	DSPn= "1"	DSPn= "0"	Set the display mode of line 2.
'	DSF1	1	0	0	Matrix-outline border size	Matrix-outline size	
2	DCDO	0	0	1	Border size	Character size	Set the display mode of line 3.
2	DSP2	1	1	0	Matrix-outline size	Border size	
2	DCD2	0	1	1	Character size	Matrix-outline size	Set the display mode of line 4.
3	DSP3	1			BLK0 and BLK1 (a		
4	DSP4	0			eneric name for [DSP0 to DSP9. Illed independently.	Set the display mode of line 5.
4	DSP4	1]	10 001	s are each contro	пеа паерепаенцу.	
_	2025	0					Set the display mode of line 6.
5	DSP5	1					
	B0B0	0					Set the display mode of line 7.
6	DSP6	1					
7	D0D7	0					Set the display mode of line 8.
7	DSP7	1					
0	DODO	0					Set the display mode of line 9.
8	DSP8	1					
	2000	0					Set the display mode of line 10.
9	DSP9	1					
		0	Normal di	splay			Put a space line between line 2
Α	SPACE	1	Put a spa		etween line 2 and d line 9.	l line 3, and	and line 3 in displaying 32 characters.
		0	It should I	be fixed	to "0".		
В	TEST13	1	Can not b	e used.			
		0	It should I	be fixed	to "0".		
С	TEST14	1	Can not b	e used.			
		0	It should I	be fixed	to "0".		
D	TEST29	1	Can not b	e used.			†



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address F516

DA	Dogistor		Contents	Demode	
0~D	Register	Status	Function	Remarks	
0	BLINK0	0	BLINK0 BLINK1 Duty	Blinking duty ratio can be	
U	BLINKU	1	0 0 Blinking off	altered. (Note)	
		0	0 1 25%		
1	BLINK1		1 0 50%		
		1	1 1 75%		
2	BLINK2	0	Division of vertical synchronizing signal into 1/64 Cycle approximately 1 second.	Blinking cycle can be altered.	
2	DLIIVINZ	1	Division of vertical synchronizing signal into 1/32 Cycle approximately 0.5 second.		
	_	(0)	NTSC, M-PAL mode	Refer to register MPAL	
3	N/P	1	PAL mode		
		0	Interlace	Scanning lines control (only in	
4	ĪNT/NON	1	Non interlace	internal synchronization)	
5	MPAL	0	N/P	Synchronizing signal is selected with this register and N/P register.	
		1	1 0 PAL 1 1 Not available		
6	PALH	1	PALH INT/NON Number of scanning lines 0 625H lines 0 1 626H lines 0 627H lines 1 1 628H lines	It should be fixed to "0" at NTSC	
7	EQP	0	Not include the equivalent pulse.	Effective only at non-interlace	
		1	Include the equivalent pulse.		
	TEOT45	0	It should be fixed to "0".		
8	TEST15	1	Can not be used.		
		0	It should be fixed to "0".		
9	TEST16	1	Can not be used.		
		0	It should be fixed to "0".		
Α	TEST17	1	Can not be used.		
		0	Output from MSB side	Setting the decode data output	
В	MB/LB	1	Output from LSB side	form	
		0	It should be fixed to "0".		
С	TEST19	1	Can not be used.		
		(0)	It should be fixed to "0".		
D	TEST30	1	Can not be used.		

Note. To flash a character, set 1 to DAB (the flash bit) of the display RAM.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address F616

DA	Register			(Contents			Damada
0~D	Register	Status			Fur	nction		Remarks
0	PHASE0	0		PHASE2	PHASE1	PHASE0	Raster	Raster color setting Refer to supplemental
0	PHASEU	1		0	0	0	Black	explanation (3) about video
			-	0	0	1	Red	signal level
		0		0	1	0	Green	
1	PHASE1		-	0	1	1	Yellow	
		1		1	0	0	Blue	
		0		1	0	1	Magenta	
2	PHASE2	0	_	1	1	0	Cyan	
		1		1	1	1	White	
3	LEVEL0	0	-	nal bias off				Generates bias potential for
		1	Interr	nal bias on				composite video signals
		0		BB	BG	BR	Character back- ground color	Character background color setting.
4	BR			0	0	0	Black	Refer to supplemental
		1		0	0	1	Red	explanation (3) about video
		0		0	1	0	Green	signal level
5	BG			0	1	1	Yellow	
		1		1	0	0	Blue	
			1	1	0	1	Magenta	
6	ВВ	0		1	1	0	Cyan	
		1		1	1	1	White	
_		0	The h	nalftone dis	splaying "C	DFF" in sup	perimpose	This register is available in the
7	BLKHF	1	The h	nalftone dis	splaying "C	ON" in supe	erimpose	superimpose displaying only. (N
0	LIN 24/22	0	24 ch	aracters ×	10 lines	display		"1" setting is forbidden under
8	LIN24/32	1	32 ch	aracters ×	7 lines di	splay		encoding.
9	LDLACK	0	Blank	ing level I	2.3V			Set a blackness level
9	LBLACK	1	Blank	king level I	I 2.1V			
۸	TESTO	0	It sho	uld be fixe	ed to "0".			
A	TEST0	1	Can	not be use	d.			
В	TEST1	0	It sho	uld be fixe	ed to "0".			
	IESTI	1	Can	not be use	d.			
С	TEST2	0	It sho	uld be fixe	ed to "0".			
	12012	1	Can	not be use	d.			
D	TEST31	0	Can	not be use	d.			
J	123131	1	It sho	uld to be f	ixed to "1"			

Note. It is neccessary to input the external composite video signal to the CVIN pin, and externally connect a 100 to 200Ω register in series.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address F716

DA	Register		Contents	Remarks
0~D	register	Status	Function	Remarks
0	CUR0	0	Let cursor displaying address be CURS,	Set the cursor displaying
	OONO	1		address by use of CUR7 through CUR0.
1	CUR1	0		CUR7 to CUR0 (11110000)
'	OOKI	1	CURS = T $\times \sum_{n=0}^{7} 2^n CURn$	setting is forbidden under 24
2	CUR2	0		characters display.
	OOKE	1		CUR7 to CUR0 (11100000)
3	CUR3	0		setting is forbidden under 32 characters display.
	OONS	1		Set CUR7 to CUR0 = (11111111)
4	CUR4	0		under cursor is not be displayed.
	OOK	1		The cursor displaying address
5	CUR5	0		(CURS) is correspond to display construction.
	OONO	1		construction.
6	CUR6	0		
	CONO	1		
7	CUR7	0		
,	33.17	1		
8	CBLINK	0	No blinking	The cursor blinking setting
	OBENIIC	1	Blinking	
9	CL17/18	0	Cursor displaying at the 17th dot by vertical direction.	Refer to character construction.
	0217710	1	Cursor displaying at the 18th dot by vertical direction.	
A	TEST22	0	It should be fixed to "0".	
	120122	1	Can not be used.	
В	RGBON	0	Normal	Refer to supplemental
	1102011	1	Character background coloring	explanation (4).
С	TEST24	0	It should be fixed to "0".	
	120124	1	Can not be used.	
D	TEST32	0	It should be fixed to "0".	
	120102	1	Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address F816

DA	Dogistor			Co	ntents		Demondo
0~D	Register	Status			Function		Remarks
		0					Display mode
0	BLK0	•	BLK1	BLK0	DSPn= "1"	DSPn= "0"	(BLNK output) variable
		1	0	0	Matrix-outline border size	Matrix-outline size	
			0	1	Border size	Character size	
		0	1	0	Matrix-outline size	Border size	
1	BLK1		1	1	Character size	Matrix-outline size	
		1			•		
2	EX	0	External	synchror	nization		Synchronizing signal switching
2	LX	1	Internal s	ynchroni	ization		(Note1)
3	SCOR	0	Superimp	ose mor	notone display		"1" setting is forbidden at internal synchronous or PAL, M-PAL
3	30010	1	Superimp	ose colo	oring display (only	NTSC)	mode displaying.
4	STOPIN	0	fsc input	mode			OSCIN oscillation control
7	STOPIN	1	Can not b	e used.			
5	STOP1	0	Oscillatio	n VCO fo	or display		Control oscillation VCO for
3	31011	1	Stop osci	llation V	CO for display		display
6	DSPON	0	Display C)FF			
0	DOI 011	1	Display C	N			
7	RAMERS	0	RAM not	erased			This register does not exist
,	KAWEKO	1	RAM eras	sed			(Note 3).
8	EHP0	0	Let encod	de data p	orogramming star	position be EHS,	Set encode start position by use
	LINO	1					of EHP4 through EHP0.
9	EHP1	0	EHS = T	$X \sum_{n=0}^{4} 2^n EI$	HPn+6		EHP4 to EHP0 = (00000) to
	Liii i	1					(01111) is setting forbidden.
Α	EHP2	0					Refer to encode function (3)
, , ,	L: 11 Z	1					(-)
В	EHP3	0					
	Lilio	1					
С	EHP4	0					
	LIIF4	1					
D	LEVEL1	0	Internal b	ias OFF			Generates bias potential for decod-
D	LEVELI	1	Internal b	ias ON			ing and synchronous separation.

Notes 1. In dealing with the internal synchronization, cut off external video signals outside the IC. The leakage of external input video signals can be avoided.

- 2. In displaying color superimposition, enter into the OSCIN pin the fsc signal that phase-synchronizes with the color burst of the composite video signals (input to the CVIN pin).
- 3. Erases all the display RAM. The character code turns to blank-FF16, the encode data bit and the blinking bit turn to "1" respectively, and reversed character bit turns to "0".



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Supplemental explanation about display control register

(1) How to effect synchronous separation from composite video signals

Synchronous separation is effected as follows depending on the width of L-level of the vertical synchronous period.

- 1. Less than 8.4 's Not to be determined to be a vertical synchronous signal.
- 2. Equal to or higher than 8.4 's but less than 15.6 's ······ When two clocks continue, if take place, it is "L" period is determined to be a vertical synchronization signal.
- 3. Equal to or higher than 15.6 's It is "L" period is determined to be a vertical synchronous signal with no condition.

The determination is made at the timing indicated by V in Fig.3 either in case 2 or in case 3.




Fig. 4 The method of synchronous separation from composite video signal.

(2) Field definition




Fig. 5 Field definition

*A horizontal scanning line number corresponds to slice lines DVP4 through DVP0 (address F116) and to encode lines EVP4 through EVP0 (address F216).



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Video signal level

VDD: 5.0V. Ta: 25°	Vpp	. 5	5.0V	. Ta	:	25	°C
--------------------	-----	-----	------	------	---	----	----

Color	Phase ar	ngle (rad)	Brig	htness leve	I (V)	Amplitude	e ratio (to co	olor burst)
Coloi	NTSC method	PAL, M-PAL method	Min.	Тур.	Max.	Min.	Тур.	Max.
Sync-chip	_	_	1.3	1.5	1.7	_	_	_
Pedestal	_	-	1.9	2.1	2.3	_	_	_
Color burst	0	±4π/16	1.9	2.1	2.3	_	1.0	_
Black	_	_	2.1	2.3	2.5	-	_	_
Red	7π/16±2π/16	±7π/16±2π/16	2.3	2.5	2.7	1.5	3.0	4.5
Green	27π/16±2π/16	∓5π/16±2π/16	2.7	2.9	3.1	1.4	2.8	4.2
Yellow	π/16±2π/16	±π/16±2π/16	3.1	3.3	3.5	1.0	2.0	3.0
Blue	17π/16±2π/16	∓15π/16±2π/16	2.0	2.2	2.4	1.0	2.0	3.0
Magenta	11π/16±2π/16	±11π/16±2π/16	2.5	2.7	2.9	1.4	2.8	4.2
Cyan	23π/16±2π/16	∓9π/16±2π/16	2.9	3.1	3.3	1.5	3.0	4.5
White	_	-	3.1	3.3	3.5	_	_	_




Fig. 6 Bector phases

(4) Setting RGBON (address F716)

a) When encode is off EFILD1, 0 (address F316) = 0,0 $\,$

Encode setting ... Not effected

RGBON = "0" Sets background colors depending on BB, BG, and BR (address F616), screen by screen.

RGBON = "1" Sets background colors depending on EC2 to EC0 (address 0016 to EF16), character by character. The color setting is shown below.

b) When encode is on ... EFILD1, 0 (address F316) = 0, 1 or 1, 0
 Encode setting ... Sets encode data depending on EC2 through
 EC0. (Refer to the encode functions for details.)

RGBON = "0" Sets background colors depending on BB, BG and BR (address F616) screen by screen.

RGBON = "1" This setting can not be used.

(When encode is on, setting RGBON to "1" results in setting both encode data and background colors depending on the same memory (EC2 through EC0), so this setting can not be used.

Color Setting

EC2	EC1	EC0	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Port output and BLNK1, CO1 output




Fig. 7 Example of port control

(6) Setting conditions for oscillating or stopping the display clock

	at display clock operating	at display clock stop
STOP1	0	1
DSPON	1	0
CS pin	L	Н

STOP1, DSPON (Address F816)

(7) Setting condition at LEVEL0,1

	Operation state (0	Character display)	Now-working condition				
	Internal synchronous	External synchronous	(no characters are displayed)				
LEVEL0	1	1	0				
LEVEL1	0	1	0				

LEVEL0 (address F616), LEVEL1 (address F816)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORMS

M35052-XXXSP/FP has the following four display forms as the blanking function, when CO1 and BLNK1 are output.

(1) Character size : Blanking same as the character size.

(2) Border size : Blanking the background as a size from cha-

racter.

(3) Matrix-outline size: Blanking the background as a size from all

character font size.

(4) Matrix-outline : Blanking the background as a size from all

border size character font size.

Border display.

This display format allows each line to be controlled independently, so that two kinds of display formats can be combined on the same screen.




Fig. 8 Display forms at each display mode



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by then serial input function. Example of data setting is shown in Figure 9. Owing to automatic address increment, not necessary to enter addresses for the second and subsequent data.

In automatically, the next of address F816 is assigned to address 0016

Fig. 9 shows an example of data serially entered.

	DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	Remarks
Address (F816)	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	Specify address
Data (F816)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display OFF
	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
Data (0116)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
			•		}					•	•	•	}	1			Specify address display RAM 0 to EF16.
Data (EE16)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	С3	C2	C1	C0	21 10.
Data (EF16)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
Data (F016)	0	0	0	W/R	0	1	0	0	1	0	0	0	PTD 1	PTD 0	PTC 1	PTC 0	
Data (F116)	0	0	0	DVP 4	DVP 3	DVP 2	DVP 1	DVP 0	HP 7	HP 6	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0	
Data (F216)	0	0	0	EVP 4	EVP 3	EVP 2	EVP 1	EVP 0	VP 7	VP 6	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0	
Data (F316)	0	0	0	0	EFLD 1	EFLD 0	DFLD 1	DFLD 0	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10	Specify address
Data (F416)	0	0	0	0	0	SPACE	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0	register F016 to F716.
Data (F516)	0	0	0	0	MB/LB	0	0	0	EQP	PALH	MPAL	INT /NON	N/P	BLINK 2	BLINK 1	BLINK 0	
Data (F616)	0	0	1	0	0	0	LBLACK	LIN 24/32	BLKHF	ВВ	BG	BR	LEVEL 0	PHASE 2	PHASE 1	PHASE O	
Data (F716)	0	0	0	0	RGBON	0	CL 17/18	CBLINK	CURS 7	CURS 6	CURS 5	CURS 4	CURS 3	CURS 2	CURS 1	CURS 0	
Data (F816)	0	0	LEVEL 1	EHP 4	EHP 3	EHP 2	EHP 1	EHP 0	RAM ERS	DSPON	STOP 1	STOP IN	SCOR	EX	BLK 1	BLK 0	Display ON

Fig. 9 Example of data setting serial input function



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SERIAL DATA INPUT TIMING

- (1) The address consists of 16 bits.
- (2) The data consists of 16 bits.
- (3) The 16 bits in the SCK after the CS signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits.




Fig. 10 Serial input timing

Output timing of decode data

- (1) Setting "1" in the $\overline{\text{W}}/\text{R}$ register activates output mode.
- (2) Outputs decode data in 16 clocks of the SCK after switching over to output mode. (Don't enter the SCK for more than 16 clocks.)
- (3) Raising the $\overline{\text{CS}}$ signal deactivates output mode. (To switch over to input mode, cause $\overline{\text{CS}}$ to fall.)
- (4) If no data are present, or if data have already been read, 000016 is output.




Fig. 11 Decode data output timing



Encode functions (effective for NTSC only)

(1) Setting encode data

Setting data code (000 – 111) in EC0 through EC2 (bits DA8 through DAA) of the display RAM (addresses 0 through EF16) encodes. A sample setting and data code are shown below.




Fig. 12 An example of data code setting



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Setting addresses

Set encode data in EC0 through EC2 of addresses (that correspond to an extent from the first character to the thirteenth character in each line as appearing on the screen.) Set "111" to EC2 through EC0 of all the addresses in which you set no encode data.

	The f	irot ol	oroo	· or					The 13th character									The 24th character						
	Thei	IISL CI	larac	lei							11	ne is	th ch	aracı	٠ ا ن						. THE	24111	Chai	acie
line 1	0016	0116	0216	0316	0416	0516	0616	0716	0816	0916	0A16	0B16	0 C 16	0D16	0E16	0F16	1016	1116	1216	1316	1416	1516	1616	17
line 2	1816	1916	1A16	1B16	1C16	1D16	1E16	1F16	2016	2116	2216	2316	2416	2516	2616	2716	2816	2916	2A16	2B16	2C16	2D16	2E16	2F
line 3	3016	3116	3216	3316	3416	3516	3616	3716	3816	3916	3A16	3B16	3C16	3D16	3E16	3F16	4016	4116	4216	4316	4416	4516	4616	47
line 4	4816	4916	4A16	4B16	4C16	4D16	4E16	4F16	5016	5116	5216	5316	5416	5516	5616	5716	5816	5916	5A16	5B16	5C16	5D16	5E16	5F
line 5	6016	61 16	6216	6316	6416	6516	6616	6716	68 16	6916	6A16	6B16	6C16	6D16	6E16	6F16	7016	7116	7216	7316	7416	7516	7616	77
line 6	7816	7916	7A16	7B16	7C16	7D16	7E16	7F16	8016	8116	8216	8316	8416	8516	8616	8716	8816	8916	8A16	8B16	8C16	8D16	8E16	8F
line 7	9016	9116	9216	9316	9416	9516	9616	9716	9816	9916	9A16	9B16	9C16	9D16	9E16	9F16	A016	A116	A216	A316	A416	A516	A616	Α7
line 8	A816	A916	AA16	AB16	AC16	AD16	AE16	AF16	B016	B116	B216	B316	B416	B516	B616	B716	B816	B916	BA16	BB16	BC16	BD16	BE16	BF
line 9	C016	C116	C216	C316	C416	C516	C616	C716	C816	C916	CA16	CB16	CC16	CD16	CE16	CF16	D016	D116	D216	D316	D416	D516	D616	D7
line 10	D816	D916	DA16	DB16	DC16	DD16	DE16	DF16	E016	E116	E216	E316	E416	E516	E616	E716	E816	E916	EA16	EB16	EC16	ED16	EE16	EF

Using area for encode data setting

Useless area


Start setting data from the first line. Data set in the lines specified by registers EVP0 through EVP3 (address F216) will be encoded.

Setting data in the second and subsequent lines, it is possible to set encode data to ten consecutive lines from those secified by registers EVP0 to EVP2.

Similarly to encode line N specified by registers EVP0 through EVP2, extending encode lines to line N-1 and to line N+1, it is possible to read encode data more certainly.

Fig.13 Display monitor

(3) Encode data output



VDD: 5.0V, Ta: 25°C

				,
Symbol	Min.	Тур.	Max.	Unit
Α	-	(EHS+9)X 1/(fHX192)*	_	μs
В	_	6.5P	_	μs
С	_	2P	_	μs
D	_	1P	_	μs
E	_	16P	_	μs
Н	_	1/fH	_	μs
Voн	_	5.0	_	V
Vом	1.5	2.3	3.0	V
Vol	_	0	_	V

 $1P = 1/(fH \times 32)$

fH: Horizontal synchronous frequency (MHz)

* It is possible to make a fine adjustment (in increments of 1/(fH X 192)) by use of EHS (registers EHP4 to EHP0 of address F816).
 (EHS≤15 setting is forbidden.)

Fig. 14 Encode data output



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

CHARACTER FONT

Images are composed on a 12 \times 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code "FF16" is so fixed as to be blank and to have no background, thus cannot assign a character font to this code.




Fig. 15 Character font and border

M35052-XXXSP/FP PERIPHERAL CIRCUIT




Fig. 16 M35052-XXXSP/FP example of peripheral circuit



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Precautions

(1) Points to note in setting the display RAMs

a) Be careful to the edges may sway depending on the combination of character's background color and raster color.




Fig. 17 Example of display

b) If what display exceeds the display area in dealing with external synchronization, (if use double - size characters), set the character code of the addresses lying outside that display area blank code – "FF16".




Fig. 18 Example of display



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Before setting registers at the starting of system, be sure to reset the M35052-XXXSP/FP by applying "L" level to the \overline{AC} pin.

(3) Power supply noise

When power supply noise is generated, the internal oscillator circuit does not stabilize, whereby causing horizontal jitters across the picture display. Therefore, connect a bypass capacitor between the power supply and GND.

(4) Synchronous correction action

When switching channel or in the special playback mode (quick playback, rewinding, and so on) of VTR, effect of synchronous correction becomes strong, and distortion of a character is apt to occur because the continuity of video signal is suddenly switched. When the continuity of video signal is out of order, erasure of displayed characters is recommended in a extreme short time to raise the quality of displayed characters.

(5) Notes on fsc signal input

This IC amplifies the subcarrier frequency (fsc) signal (NTSC, M-PAL system: 3.58MHz, PAL system: 4.43MHz) input to the OSCIN pin (17-pin) and generates the composite video signal internally. The amplified fsc signal can be destabilized in the following cases.

- a) When the fsc signal is outside of recommended operating conditions.
- b) When the waveform of the fsc signal is distorted.
- c) When DC level in the fsc waveform fluctuates.

When the amplified signal is unstable, the composite video signal generated inside the IC is also unstable in terms of synchronization with the subcarrier and phase.

Consequently, this results in color flicker and lost synchronization when the composite video signal is generated. Make note of the fact that this may prevent a stable blue background from being formed.

(6) Forbidding to stop entering the fsc signal

This IC doesn't properly work if the fsc signal is not entered into the OSCIN pin (pin 17), so don't stop the fsc signal so as to work the IC. To stop the IC, turn the display off (set 0 in the register DSPON (address F816).)

(7) Forbidding to set data during the period in which the internal oscillation circuit stabilizes

- a) To start entering the fsc signal when its input is stopped.
- b) To start oscillating the oscillation circuit for display when its oscillation is stopped. (to assign "1" to the register STOP1 (address F816) when it is assigned "0", or the like.)
- c) To turn on the internal bias when it is turned off. (to assign "1" to the register LEVEL1 (address F816) when it is assigned "0".) There can be instances in which data are not properly set in the registers until the internal oscillation circuit stabilizes, so follow the steps in sequence as given below.
- Set "0" in the register DSPON (address F816). (the display is turned off)
- 2) Effect the settings a), b), and c) given above.

- Wait 20 ms (the period necessary for the internal oscillation circuit to stabilize) before entering data.
- Set necessary data in other registers, and make the display RAM ready.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

TIMING REQUIREMENTS (Ta = -20°C to 70°C, VDD = 5 ± 0.25 V, unless otherwise noted)

Symbol	Parameter			Unit	
Symbol	r aranneter	Min.	Тур.	Max.	Offic
tw(SCK)	SCK width	400	_	_	ns
tsu(CS)	CS setup time	200	-	_	ns
th(CS)	CS hold time	2	-	_	μs
tsu(SIN)	SIN setup time	200	-	_	ns
th(SIN)	SIN hold time	200	-	_	ns
tword	1 word writing time	12.8	-	_	μs

Note. When oscillation stop at register STOR1 (address F816), 1V (field term) or more of tsU(CS) and th(CS) are needed.




Fig. 19 Serial input timing requirements

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ABSOLUTE MAXIMUM RATINGS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss	-0.3~6.0	V
Vı	Input voltage		Vss-0.3≤Vi≤VDD+0.3	٧
Vo	Output voltage		Vss≤Vo≤Vdd	٧
Pd	Power dissipation	Ta=25°C	300	mW
Topr	Operating temperature		-20~70	°C
Tstg	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter			Limits			
- Cymbol	raiametei	Min.	Тур.	Max.	Unit		
VDD	Supply voltage		4.75	5.00	5.25	V	
ViH	"H" level input voltage \overline{AC} , \overline{CS} , SIN, SCK, TESTA, T	ESTB	0.8×VDD	VDD	VDD	V	
VIL	"L" level input voltage AC, CS, SIN, SCK, TESTA, TESTB			0	0.2XVDD	V	
VCVIN	CVIN, HOR			2.0VP-P	-	V	
Voscin	Input voltage OSCIN (Note)			_	4.0VP-P	V	
			3.580				
foscin	Synchronous signal oscillation frequency			4.434	_	MHz	
			3.576				
fOSC1	Display oscillation frequency	24 charactersX10 lines	_	480×fH	_	MHz	
fOSC2	Display oscillation frequency	32 charactersX7 lines	_	640×fH	_	MHz	

Notes 1. Noise component is within 30mV.

ELECTRICAL CHARACTERISTICS (VDD = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	Falametei	Test conditions	Min.	Тур.	Max.	Offic
VDD	Supply voltage	Ta=-20~70°C	4.75	5.00	5.25	V
IDD	Supply current	VDD=5.00V	_	30	50	mA
Voн	"H" level output voltage P0, P1, SIN	VDD=4.75V, IOH=-0.4mA	3.75	_	-	V
Vol	"L" level output voltage P0, P1, SIN	VDD=4.75V, IOL=-0.4mA	_	_	0.4	V
Rı	Pull-up resistance	Vpp=5.00V	10	30	100	kΩ
KI	AC, CS, SCK, SIN, TESTB	VDD=5.00V	10	30		K52
Voн	"H" level output voltage EDO	VDD=5.00V, IOH=-0.04mA	4.0	_	-	V
Vом	"M" level output voltage EDO	VDD=5.00V, IOM=±0.04mA	1.5	2.3	3.0	V
VoL	"L" level output voltage EDO	VDD=5.00V, IOL=0.04mA	_	_	0.4	V

VIDEO SIGNAL INPUT CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	i diametei	rest conditions	Min.	Тур.	Max.	Offic
VIN-SC	Composite video signal input clamp voltage	Sync-chip voltage	_	1.5	ı	V



^{2.} fH: Horizontal synchronous frequency (MHz).

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Note for Supplying Power

(1) Timing of power supplying to AC pin

The internal circuit of M35052-XXXSP/FP is reset when the level of the auto clear input pin AC is "L". This pin is hysteresis input with the pull-up resistor. The timing about power supplying of AC pin is shown in Figure 20. tw is the interval after the supply voltage becomes 0.8 \times VDD or more and before the supply voltage to the AC pin (VAC) becomes 0.2 \times VDD or more.

After supplying the power (VDD and Vss) to M35052-XXXSP/FP, the tw time must be reserved for 1ms or more. Before starting

input from the microcomputer, the waiting time (ts) must be reserved for 500ms after the supply voltage to the \overline{AC} pin becomes 0.8 \times VDD or more.

(2) Timing of power supplying to VDD1 pin and VDD2 pin The power need to supply to VDD1 and VDD2 at a time, though it is separated perfectly between the VDD1 as the digital line and the VDD2 as the analog line.




Fig. 20 Timing of power supplying to \overline{AC} pin

PRECAUTION FOR USE

Notes on noise and latch-up

Connect a capacitor (approx. 0.1 $\,^{\circ}$ F) between pins VDD and VSS at the shortest distance using relatively thick wire to prevent noise and latch up.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (1) ROM Order Confirmation Form1
- (2) Data to be written into mask ROM EPROM (three sets containing the identical data)
- (4) Program for character font generating + froppy disk in which character data is input



STANDARD ROM TYPE: M35052-001SP/FP

M35052-001SP/FP is a standard ROM type of M35052-XXXSP/FP Character patterns are fixed to the contents of Figure 21 to 23.




Fig. 21 M35052-001SP/FP character patterns (1)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 22 M35052-001SP/FP character patterns (2)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MASK ROM ORDER CONFIRMATION FORM

G

ZZ-SH00-50B<	_	50	NI IKWATION	i Oiki						
000 000								Mask R	OM number	
	MASK	RC	M ORDER CO	NFIRMAT	TION FOR	RM				
	SCR	EEN	N DISPLAY IC	M35052->	XXSP/FF	•			Data :	
			MITSUBISHI	ELECTRIC	C			ipt	Section head signature	Supervisor signature
								Receipt		
								"		
						TEL	Note :		in all items m	
	Company					()	ure	Approva	al Verification	Framing
Customer						()	Issuance signature			
	Data issued	Da	te:				Sig			
			I							
Program \	ersion nam	е	M052R	V						
Check (1) Th (ac (2) Att (Write ti	v in the apple 27256 e font data ddresses 00 ach the eraSP/FP). he checksun the marking	prop pre 00h ase m cc	pared by the Cheto 7FFFh). Three protect seals on tode (hexadecimal e (Check ✓ in the	naracter For sets of these three EPRO notation) for appropriate	nt Preparat e EPROMs Ms. Each s entire EPRO box).	ion Program are required. seal bears the OM areas.	is save	ed as a name (M	binary type 35052), and	object file
	Special Ma			XXXFP) and	d attach to th	Form (20P4) ne Mask ROM				P2Q-A fo
	Standard M	lark	☐ No writin	g is required	l.					
• The pa	ickage type									
			□ SDIP typ	oe (M35052-	XXXSP)					
			□ SSOP ty	pe (M35052	-XXXFP)					
	ents									



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

GZZ-SH00-50B<69A0>

Mask ROM number

*2.Character patterns (The patterns with the mark "#" are test patterns)


















(See the next page)

35


SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(3/6)




SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(4/6)




SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(5/6)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(6/6)



20P4B (20-PIN DIP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name Please choose one of the marking types below (A, B, C), and enter the Mitsubishi catalog name and the special mark (if needed). A. Standard Mitsubishi Mark Mitsubishi lot number (6-digit or 7-digit) Mitsubishi IC catalog name B. Customer s Parts Number + Mitsubishi catalog name Customes Parts Number Note: The fonts and size of characters are standard Mitsubishi type. Mask ROM number (3-digit) Mitsubishi lot number (6-digit or 7-digit) Mitsubishi IC catalog name Note1: The mark field should be written right aligned. 2: The fonts and size of characters are standard Mitsubishi type. 3: Customer s Parts Number can be up to 15 characters : Only 0 ~ 9, A ~ Z, +, —, /, (,), &, \bigcirc , (periods), and , (commas) are usable. 4: If the Mitsubishi logo ★ is not required, check the box on the right. A Mitsubishi logo is not required C. Special Mark Required

Note1: If the Special Mark is to be Printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and Mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the Special Mark, check the box on the right. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

speciai	iogo	requii	




20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name	
----------------------------	--

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer s Parts Number + Mitsubishi IC Catalog Name



_ Customer s Parts Number


Note: The fonts and size of characters are standard Mitsubishi type. Mitsubishi IC catalog name and Mitsubishi lot number

Notes 1: The mark field should be written right aligned.

- 2 : The fonts and size of characters are standard Mitsubishi
- 3 : Customer s Parts Number can be up to 10 characters: Only 0 to 9, A to Z, +, -, /, (,), &, ', . (period), and , (comma) are usable.
- 4 : If the Mitsubishi logo ▲ is not required, check the box below.

♣ Mitsubishi logo is not required

C. Special Mark Required



Note 1: If the Special Mark is to be Printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (4-digit) and Mask ROM number (3-digit) are always marked.

2: If the customers trade mark logo must be used in the Special Mark, check the box below.

Please submit a clean original of the logo.

For the new special character fonts, a clean font original (ideally logo drawing) must be submitted.

Special logo required	
-----------------------	--


- Special Mark (Customer s Trade Mark)


Mitsubishi IC catalog name



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PACKAGE OUTLINE





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



Keep safety first in your circuit designs!

Missubish leachtric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfurction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property
- mission interest as a final mission of the control contained in these materials.
- contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersear repeater use.

 The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved
- destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.





REVISION DESCRIPTION LIST

M35052-XXXSP/FP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	980402
1.1	P41 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM B: Note 4 added	000707