To all our customers

# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



# MITSUBISHI MICROCOMPUTERS M35046-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## DESCRIPTION

The M35046-XXXSP/FP is a character pattern display control IC can display on the liquid crystal display and the plasma display. It uses a silicon gate CMOS process and it housed in a 20-pin shrink DIP package (M35046-XXXSP) or a 20-pin shrink SOP package (M35046-XXXFP).

For M35046-001SP/FP that is a standard ROM version of M35046-XXXSP/FP respectively, the character pattern is also mentioned.

## FEATURES

• Screen composition 24 columns × 12 lines
Number of characters displayed 288 (Max.)
• Character composition 12 × 18 dot matrix
Characters available
• Character sizes available 4 (horizontal) × 4 (vertical)
<ul> <li>Display locations available</li> </ul>
Horizontal direction 1000 locations
Vertical direction 1023 locations
Blinking Character units
Cycle : division of vertical synchronization signal into 32 or 64
Duty : 25%, 50%, or 75%
• Data input By the 16-bit serial input function
● Coloring
Character color Character unit
Background coloring
Matrix-outline (shadow) coloring 8 colors (RGB output)
Specified by register
Border coloring 8 colors (RGB output)
Specified by register
Raster coloring 8 colors (RGB output)
Specified by register
Blanking Character size blanking
Border size blanking
Matrix-outline blanking
All blanking (all raster area)
Output ports

- 4 shared output ports (toggled between RGB output)
- 4 dedicated output ports
- Display RAM erase function
- Horizontal synchronous input frequency

## APPLICATION

Liquid crystal display, Plasma display, Video projecter

#### **PIN CONFIGURATION (TOP VIEW)** 20 @Vdd2 CPOUT ← 1 Vss2 @2 19 ← VERT M35046 - XXXSP $\overline{AC} \rightarrow \boxed{3}$ 18 ← HOR $\overline{\text{CS}} \rightarrow 4$ 17 → P5/B $SCK \rightarrow 5$ $16 \rightarrow P4$ $SIN \rightarrow 6$ 15 → P3/G TCK $\rightarrow$ 7 $14 \rightarrow P2$ VDD1 @8 $13 \rightarrow P1/R$ P6 ← 9 12 $\rightarrow$ P0/BLNK0 11] @Vss P7 ← 10 **Outline 20P4B** $\mathsf{CPOUT} \leftarrow \fbox{1}$ 20 @Vdd2 19 ← VERT VIR @2 M35046 - XXXFP 18 ← HOR $\overline{AC} \rightarrow 3$ $\overline{\text{CS}} \rightarrow 4$ 17 → P5/B $SCK \rightarrow 5$ $16 \rightarrow P4$ $15 \rightarrow P3/G$ $SIN \rightarrow 6$ $14 \rightarrow P2$ TCK $\rightarrow$ 7 13 → P1/R VDD1 @8 P6 ← 9 $12 \rightarrow P0/BLNK0$ P7 ← 10 11 @Vss1 **Outline 20P2Q-A**



Rev.1.1

## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **PIN DESCRIPTION**

Pin Number	Symbol	Pin name	Input/ Output	Function				
1	CPOUT	Phase difference	Output	Connect loop filter to this pin.				
				$1.0k\Omega * 1 \begin{cases} 1 \text{ pin} \\ 1.0k\Omega * 1 \\ 47\text{ pF} \\ 0.01\mu\text{F} * 2 \\ 777 \\ 777 \\ 777 \\ 777 \\ 777 \\ 777 \\ 777 \\ 82 \\ 10\% \text{ precision} \\ * 2 \text{ Use at 10\% precision} \end{cases}$				
2	VSS2	Earthing pin	_	Connect to GND.				
3	ĀĊ	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.				
4	ĊŚ	Chip select input	Input	his is the chip select input pin, and when serial data transmission is being carried out, bes to "L". Hysteresis input. Built-in pull-up resistor.				
5	SCK	Serial clock input	Input	/hen $\overline{\text{CS}}$ pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in ull-up resistor.				
6	SIN	Serial data input	Input	This is the pin for serial input of data and addresses for the display control register and the display data memory. Hysteresis input. Built-in pull-up resistor.				
7	тск	External clock	Input	This is the pin for external clock input.				
8	VDD1	Power pin	_	Please connect to +5V with the power pin.				
9	P6	Port P6 output	Output	This is the output port. Port data is set by PTD6.				
10	P7	Port P7 output	Output	This is the output port. Port data is set by PTD7.				
11	VSS1	Earthing pin	_	Please connect to GND using circuit earthing pin.				
12	P0/BLNK0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK0 signal output.				
13	P1/R	Port P1 output	Output	This pin can be toggled between port pin output and R signal output.				
14	P2	Port P2 output	Output	This is the output port. Port data is set by PTD2.				
15	P3/G	Port P3 output	Output	This pin can be toggled between port pin output and G signal output.				
16	P4	Port P4 output	Output	This is the output port. Port data is set by PTD4.				
17	P5/B	Port P5 output	Output	This pin can be toggled between port pin output and B signal output.				
18	HOR	Horizontal synchro- nous signal input	Input	This pin inputs the horizontal synchronous signal. Hysteresis input.				
19	VERT	Vertical synchro- nous signal input	Input	This pin inputs the vertical synchronous signal. Hysteresis input.				
20	VDD2	Power pin	_	Please connect to +5V with the power pin.				



P0/BLNK0 P1/R P3/G P5/B P2 Ρ4 P6 Ъ7 12 10 13) 15) 4 16) 5 ົດ Port output control circuit Polarity switching circuti Polarity switching circuit Display control circuit Display location detection circuit Synchronous signal switching circuit H counter HOR HOR Blinking circuit V Shift register Clock oscillation circuit for display Timing generator Reading address control circuit CPOUT ÷ 4) to Address control circuit Display character ROM Display control register Display RAM Data control circuit **BLOCK DIAGRAM** Input control circuit VDD2 (20) sck (5) VDD1 ( 8 ) Vss(11)VIR(2)SIN (6 4 <u>е</u> CS AC





M35046-XXXSP/FP

## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **MEMORY CONSTITUTION**

Address 00016 to 11F16 are assigned to the display RAM, address 12016 to 12816 are assigned to the display control registers. The internal circuit is reset and all display control registers (address 12016 to 12816) are set to "0" when the  $\overrightarrow{AC}$  pin level is "L". And then RAM is erased.

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM. The screen constitution is shown in Figure 2.

	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
00016	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
			Background coloring			Blink- ing Character color			Character code							
11F16	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
12016	0	ЕХСК0	VJT	DIVS1	DIVS0	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0
12116	0	RSEL0	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0
12216	0	RSEL1	SPACE2	SPACE1	SPACE0	TEST9	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
12316	0	EXCK1	TEST3	TEST2	TEST1	TEST0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
12416	0	TEST14	TEST5	TEST4	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
12516	0	TEST10	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
12616	0	TEST11	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
12716	0	TEST12	HSZ21	HSZ20	HSZ11	HSZ10	BETA14	TEST8	TEST7	TEST6	FB	FG	FR	RB	RG	RR
12816	0	TEST13	BLINK2	BLINK1	BLINK0	DSPON	STOP	RAMERS	SYAD	BLK1	BLK0	POLH	POLV	VMASK	B/F	BCOL

Memory constitution is shown in Figure 1.

Fig. 1 Memory constitution

Row Line	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00016	00116	00216	00316	00416	00516	00616	00716	00816	00916	00A16	00B16	00C16	00D16	00E16	00F16	01016	01116	01216	01316	01416	01516	01616	01716
2	01816	01916	01A16	01B16	01C16	01D16	01E16	01F16	02016	02116	02216	02316	02416	02516	02616	02716	02816	02916	02A16	02B16	02C16	02D16	02E16	02F16
3	03016	03116	03216	03316	03416	03516	03616	03716	03816	03916	03A16	03B16	03C16	03D16	03E16	03F16	04016	04116	04216	04316	04416	04516	04616	04716
4	04816	04916	04A16	04B16	04C16	04D16	04E16	04F16	05016	05116	05216	05316	05416	05516	05616	05716	05816	05916	05A16	05B16	05C16	05D16	05E16	05F16
5	06016	06116	06216	06316	06416	06516	06616	06716	06816	06916	06A16	06B16	06C16	06D16	06E16	06F16	07016	07116	07216	07316	07416	07516	07616	07716
6	07816	07916	07A16	07B16	07C16	07D16	07E16	07F16	08016	08116	08216	08316	08416	08516	08616	08716	08816	08916	08A16	08B16	08C16	08D16	08E16	08F16
7	09016	09116	09216	09316	09416	09516	09616	09716	09816	09916	09A16	09B16	09C16	09D16	09E16	09F16	0A016	0A116	0A216	0A316	0A416	0A516	0A616	0A716
8	0A816	0A916	0AA16	0AB16	0AC16	0AD16	0AE16	0AF16	0B016	0B116	0B216	0B316	0B416	0B516	0B616	0B716	0B816	0B916	0BA16	0BB16	0BC16	0BD16	0BE16	0BF16
9	0C016	0C116	0C216	0C316	0C416	0C516	0C616	0C716	0C816	0C916	0CA16	0CB16	0CC16	0CD16	0CE16	0CF16	0D016	0D116	0D216	0D316	0D416	0D516	0D616	0D716
10	0D816	0D916	0DA16	0DB16	0DC16	0DD16	0DE16	0DF16	0E016	0E116	0E216	0E316	0E416	0E516	0E616	0E716	0E816	0E916	0EA16	0EB16	0EC16	0ED16	0EE16	0EF16
11	0F016	0F116	0F216	0F316	0F416	0F516	0F616	0F716	0F816	0F916	0FA16	0FB16	0FC16	0FD16	0FE16	0FF16	10016	10116	10216	10316	10416	10516	10616	10716
12	10816	10916	10A16	10B16	10C16	10D16	10E16	10F16	11016	11116	11216	11316	11416	11516	11616	11716	11816	11916	11A16	11B16	11C16	11D16	11E16	11F16

Fig. 2 Screen constitution

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

# **REGISTERS DESCRIPTION**

(1) Address 12016

DA	Register		Contents	Remarks
DA	rtegister	Status	Function	Kentaika
0	DIV0	0	Set external clock frequency value of horizontal oscillation fre- quency.	Set display frequency by frequency value setting. Set N1 to be "N1=fosc/fH".
1	DIV1	0		fosc(MHz) : External clock frequency for TCK pin (=display fre- quency)
2	DIV2	0	$N1 = \sum_{n=0}^{10} (DIVn \times 2^n)$	fH(kHz) : Horizontal synchronous sig- nal frequency for HOR pin Set registers DIVS0, DIVS1 (address
3	DIV3	0	N1: frequency value Horizontal synchronized signal	12016), RSEL0 (address 12116) and RSEL1 (address 12216) according to external clock frequency. For details, see (2) Setting display fre-
4	DIV4	0		quencies under Register Supplemen- tary Description.
5	DIV5	0	External clock	Any of this settings above is reguired only when EXCK1=1, EXCK0=1.
6	DIV6	0	Clock number (N1)	
7	DIV7	0		
8	DIV8	0		
9	DIV9	0		
A	DIV10	0		
В	DIVS0	0	For details, see (2) Setting display frequencies under Register Supplementary Description.	Set display frequency area.
С	DIVS1	0		
D	VJT	0	It should be fixed to "0". Alleviates continuous vertical jitters.	-
E	EXCK0	0	EXCK1     EXCK0     Display clock input       0     0     20 to 30MHz       0     1     Do not set	See setting External Clock Input Mode (to be input from the TCK terminal). EXCK1 : address 12316
		1	1         0         Do not set           1         1         20 to 80MHz	



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA	Register		Contents	Remarks	
2.1		Status	Function		
0	PTC0	0	P0 output (port P0). Port data is set by PTD0.	BLNK0 outputs blanking signal. Blanking status is determined by BLK0.	
0	1100	1	BLNK0 output. Polarity is set by PTD0.	BLK1, and DSP0 to DSP11 settings.	
1	PTC1	0	P1 output (port P1). Port data is set by PTD1.	_	
		1	R signal output. Polarity is set by PTD1.		
2	PTC2	0	P2 output (port P2). Port data is set by PTD2.		
		1	Can not be used.		
3	PTC3	0	P3 output (port P3). Port data is set by PTD3.		
5	1105	1	G signal output. Polarity is set by PTD3.		
4	PTC4	0	P4 output (port P4). Port data is set by PTD4.		
7		1	Can not be used.		
F	PTC5	0	P5 output (port P5). Port data is set by PTD5.		
5	PIC5	1	B signal output. Polarity is set by PTD5.		
6	6 PTD0 ( <b>Note</b> )	0	"L" output (P0 output) or negative polarity output (BLNK0 output).	P0 pin data control.	
0		1	"H" output (P0 output) or positive polarity output (BLNK0 output).		
7	PTD1	0	"L" output (P1 output) or negative polarity output (R signal output).	P1 pin data control.	
1	(Note)	1	"H" output (P1 output) or positive polarity output (R signal output).		
8	PTD2	0	"L" output (P2 output).	P2 pin exclusive port output state con- trol.	
0	(Note)	1	"H" output (P2 output).		
9	PTD3	0	"L" output (P3 output) or negative polarity output (G signal output).	P3 pin data control.	
5	(Note)	1	"H" output (P3 output) or positive polarity output (G signal output).		
A	PTD4	0	"L" output (P2 output).	P4 pin exclusive port output state con- trol.	
	(Note)	1	"H" output (P2 output).		
В	PTD5	0	"L" output (P5 output) or negative polarity output (B signal output).	P5 pin data control.	
D	(Note)	1	"H" output (P5 output) or positive polarity output (B signal output).		
С	PTD6	0	"L" output (P6 output).	P6 pin exclusive port output state con- trol.	
0	(Note)	1	"H" output (P6 output).		
D	PTD7	0	"L" output (P7 output).	P7 pin exclusive port output state con- trol.	
	(Note)	1	"H" output (P7 output).		
E	RSEL0	0	For details, see (2) Setting display frequencies under Register Supplementary Description. To be used when EXCK0=1 and EXCK1=1.	Set display frequency area.	

(2) Address 12116

Note. To determined this register, input clock (at least one clock) to the external clock pin (TCK).



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA	Register		Contents	Remarks
BIT	litegiotei	Status	Function	
0	HP0 (LSB)	0	If HS is the horizontal display start location, HS = T $\times \sum_{n=0}^{9} 2^{n}$ HPn + 6	Horizontal display start location is specified using the 10 bits from HP to HP0. HP9 to HP0 = (00000000002) and
1	HP1	0	T: The cycle of display frequency 1000 settings are possible.	(00000101112) setting is forbidden. Note : In case of B/F register is "0".
2	HP2	0	HOR (Note)	
3	HP3	0	VP	
4	HP4	0	HP HP Display area	
5	HP5	0		
6	HP6	0		
7	HP7	0		
8	HP8	0		
9	HP9 (MSB)	0		
A	TEST9	0	It should be fixed to "0". Can not be used.	-
В	SPACE0	0	SPACE         Number of Lines and Space           2         1         0         (© represents space)           0         0         0         12	Leave one line worth of space in the ve tical direction. For example, 6 @ 6 indicates two set
С	SPACE1	0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	of 6 lines with a line of spaces between lines 6 and 7. A line is 18 × N horizontal scan lines. N is determined by the character size
D	SPACE2	0	1         0         1         5 (£ 2) (15)           1         1         0         6 (£ 6)           1         1         1         6 (£ 6)           1         1         1         6 (£ 6)           ①         represents one line worth of spaces.	the vertical direction as follows: $\times 1 \cdots N = 1  \times 2 \cdots N = 2$ $\times 3 \cdots N = 3  \times 4 \cdots N = 4$
E	RSEL1	0	For details, see (2) Setting display frequencies under Register Supplementary Description. To be used when EXCK0=1 and EXCK1=1.	Set display frequency area.

Renesas Technology Corp.

## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA	Register		Contents	Remarks
DA	Register	Status	Function	Remains
0	VP0 (LSB)	0	If VS is the vertical display start location, $VS = H \times \sum_{n=0}^{9} 2^{n}VPn$	The vertical start location is specified using the 10 bits from VP9 to VP0. VP9 to VP0 = (00000000002) setting is forbidden.
1	VP1	0 1	H: Cycle with the horizontal synchronizing pulse 1023 settings are possible.	Note : In case of B/F register is "0".
2	VP2	0	HOR (Note)	
3	VP3	0		
4	VP4	0	Display area	
5	VP5	0		
6	VP6	0		
7	VP7	0		
8	VP8	0		
9	VP9 (MSB)	0		
A	TESTO	0	It should be fixed to "0". Can not be used.	
В	TEST1	0	It should be fixed to "0". Can not be used.	
С	TEST2	0	It should be fixed to "0". Can not be used.	
D	TEST3	0	It should be fixed to "0". Can not be used.	
E	EXCK1	0	For setting. See Register EXCK0 (address 12016).	Sets input mode of external clock (inpu from TCK pin).



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

	Desister		Contents	Remarks
DA	Register	Status	Function	Remarks
0	DODO	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line
0	DSP0	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	-
4	DSP1	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 2
1	DSPT	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	-
2	DSP2	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 3
2	DOPZ	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	-
0	DCD2	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line
3	DSP3	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	
4 DSP4		0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line s
4	D5P4	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	-
5 DSD5	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line	
5	DSP5	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	-
0	DODO	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line
6 DSP6	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)		
7	0007	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line
7	DSP7	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	-
0	DSP8	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line s
8	DOPO	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	-
0	DSP9	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 1
9	DOP9	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	
٨	DSP10	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 1
A	D3P10	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	
В	DSP11	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 1
Б	DOFTI	1	Blanking is in the display mode specified by except BLK0 and BLK1. (Note)	
С	TEST4	0	It should be fixed to "0".	
C	12314	1	Can not be used.	
D	TEST5	0	It should be fixed to "0".	
0	12313	1	Can not be used.	
E	TEQT1A	0	Can not be used.	
E	TEST14	1	It should be fixed to "1".	

(5) Address 12416



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA	Degister		Contents	Remarks		
DA	Register	Status	Function	Kemarks		
0	LIN2	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 2nd line.		
0	LINZ	1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.			
1	LIN3	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 3rd line.		
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.			
2	LIN4	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 4th line.		
2		1 The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 a				
3	LIN5	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 5th line.		
0	-	1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.			
4	LIN6	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 6th line.		
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.			
5		0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 7th line		
0		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.			
6	LIN8 0	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 8th line.		
0		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.			
7	LIN9	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 9th line.		
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.			
8	V1SZ0	0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction for the 1st line.		
Ŭ		1	V1SZ1         V1SZ0         Vertical direction size           0         0         1H/dot	(display monitor 1 to 12 line)		
9	V1SZ1	0	0 1 2H/dot 1 0 3H/dot			
0		1	1 1 4H/dot			
A	VSZ1L0	0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction (display monitor 1 line) at "0		
		1	VSZ1L1         VSZ1L0         Vertical direction size           0         0         1H/dot	state in register LIN2 to LIN17.		
В	VSZ1L1	0	0 1 2H/dot 1 0 3H/dot			
		1	1 1 4H/dot			
С	VSZ1H0	0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction (display monitor 1 line) at "1		
-		1	VSZ1H1 VSZ1H0 Vertical direction size 0 0 1H/dot	state in register LIN2 to LIN17.		
D	VSZ1H1	0	0 1 2H/dot 1 0 3H/dot			
		1	1 1 4H/dot			
Е	TEST10	0	It should be fixed to "0".			
-		1	Test mode			



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

	Desister		Contents	Demostre
DA	Register	Status	Function	Remarks
0	LIN10	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 10th line.
0	LINTO	1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.	
1	LIN11	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 11th line.
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.	
2	LIN12	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 12th line.
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.	
3	LIN13	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 13th line.
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1. The first line is set by VSZ1L0 and VSZ1L1.	
4	LIN14	0	The second to 12th lines are set by VSZ1L0 and VSZ1L1. The first line is set by VSZ1H0 and VSZ2L1. The first line is set by VSZ1H0 and VSZ1H1.	Character size setting in the vertical direction for the 14th line.
		1	The second to 12th lines are set by VSZ1H0 and VSZ2H1. The first line is set by VSZ1L0 and VSZ2H1.	
5	LIN15	0	The second to 12th lines are set by VSZ1L0 and VSZ2L0 and VSZ2L1. The first line is set by VSZ1H0 and VSZ1H1.	Character size setting in the vertical direction for the 15th line.
		1	The second to 12th lines are set by VSZ2H0 and VSZ2H1. The first line is set by VSZ1L0 and VSZ1L1.	
6	LIN16	0	The second to 12th lines are set by VSZ2L0 and VSZ2L1. The first line is set by VSZ1H0 and VSZ1H1.	Character size setting in the vertical direction for the 16th line.
		1	The second to 12th lines are set by VSZ2H0 and VSZ2H1. The first line is set by VSZ1L0 and VSZ1L1.	
7	LIN17	0	The second to 12th lines are set by VSZ2L0 and VSZ2L1. The first line is set by VSZ1H0 and VSZ1H1.	Character size setting in the vertical direction for the 17th line.
		0	The second to 12th lines are set by VSZ2H0 and VSZ2H1. H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical
8	V18SZ0	1	V18SZ1 V18SZ0 Vertical direction size	direction for the 18th line. (display monitor 1 to 12 line)
		0	0 0 1H/dot 0 1 2H/dot	
9	V18SZ1	1	1         0         3H/dot           1         1         4H/dot	
٨	1/0701.0	0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical
A	VSZ2L0	1	VSZ2L1         VSZ2L0         Vertical direction size           0         0         1H/dot	direction (display monitor for 2 to 12 line) at "0" state in register LIN2 to LIN17.
В	VSZ2L1	0	0 1 2H/dot 1 0 3H/dot	
2		1	1 1 4H/dot	
С	VSZ2H0	0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction (display monitor for 2 to 12
		1	0         0         1H/dot           0         1         2H/dot	line) at "1" state in register LIN2 to LIN17.
D	VSZ2H1	0	0         1         21/dot           1         0         3H/dot           1         1         4H/dot	
		0	It should be fixed to "0".	
Е	TEST11	1	Test mode	



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

- -	ss 127 <sub>16</sub>		Contents	
DA	Register	Status	Function	Remarks
0	RR	0	RB         RG         RR         Color           0         0         0         Black           0         0         1         Red	Sets the color of all blankings.
1	RG	0	0         1         0         Green           0         1         1         Yellow           1         0         0         Blue           1         0         1         Magenta	
2	RB	0	1         1         0         Cyan           1         1         1         White	
3	FR	0	BB         BG         BR         Color           0         0         0         Black           0         0         1         Red	Sets the blanking color of the Border size, or the shadow size.
4	FG	0	0         1         0         Green           0         1         1         Yellow           1         0         0         Blue           1         0         1         Magenta	
5	FB	0	1         1         0         Cyan           1         1         1         White	
6	TEST6	0	It should be fixed to "0". Can not be used.	
7	TEST7	0	It should be fixed to "0". Can not be used.	
8	TEST8	0	It should be fixed to "0". Can not be used.	
9	BETA14	0	Matrix-outline display ( $12 \times 18$ dot) Matrix-outline display ( $14 \times 18$ dot)	Set this register to the character font set by display RAM BR, BG and BB.
A	HSZ10	0	T: Display frequency cycle HSZ11 HSZ10 Horizontal direction size 0 0 1T/dot	Character size setting in the horizontal direction for the first line.
В	HSZ11	0	0         1         2T/dot           1         0         3T/dot           1         1         4T/dot	
С	HSZ20	0	T: Display frequency cycle           VSZ21         HSZ20         Horizontal direction size           0         0         1T/dot	Character size setting in the horizonta direction for the 2nd line to 12th line.
D	HSZ21	0	0         1         2T/dot           1         0         3T/dot           1         1         4T/dot	
E	TEST12	0	It should be fixed to "0". Test mode	

(8) Address 12716



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

	Desister		Contents	Demostre		
DA	Register	Status	Function	Remarks		
0	DOOL	0	Blanking of BLK0, BLK1	Sets all raster blanking		
0	BCOL	1	All raster blanking			
1	B/F	0	Synchronize with the leading edge of horizontal synchronization.	Synchronize with the front porch or back porch of the horizontal		
I	D/F	1	Synchronize with the trailing edge of horizontal synchronization.	synchronazation signal.		
2	VMASK	0	Do not mask by VERT input signal	This register has or do not have mas at phase comparison operating.		
2	VINASI	1	Mask by VERT input signal	at phase companson operating.		
3	POLV	0	VERT pin is negative polarity	Set VERT pin polarity.		
3	FOLV	1	VERT pin is positive polarity			
4	POLH	0	HOR pin is negative polarity	Set HOR pin polarity.		
4	FOLH	1	HOR pin is positive polarity			
5	BLK0	0	BLK     Blanking mode       1     0       0     0       Matrix-outline size	Set blanking mode. (Note 1) An example of blanking mode at BCOL = "0", DSPn = "0" (n = 0 to 11		
		0	0     0     Matrix-outline size       0     1     Character size       1     0     Border size	shown left.		
6	BLK1	1	1 1 Matrix-outline size			
_	0)/4.5	0	Border display of character	(Note 2)		
7	SYAD	1	Shadow display of character			
8	RAMERS	0	RAM not erased	There is no need to reset because		
0	RAIVIERS	1	RAM erased	— there is no register for this bit.		
9	STOP	0	Oscillation of clock for display	R, G, B and BLNK0 output can be altered.		
9	310F	1	Stop the oscillation of clock for display	allereu.		
A	DSPON	0	Display OFF	Display can be altered.		
~	Doron	1	Display ON			
В	BLINKO	0	BLINK Duty	Blinking duty ratio can be altered.		
		1	1 0 Blinking OFF			
С	BLINK1	0	0         1         25%           1         0         50%           1         1         75%			
		1				
D	BLINK2	0	Divided into 64 of vertical synchronous signal	Blinking frequency can be altered.		
		1	Divided into 32 of vertical synchronous signal			
Е	TEST13	0	It should be fixed to "0".	-		
		1	Test mode			

(9) Address 12816

Notes 1: Refer to DISPLAY FORM 1 2: Refer to DISPLAY FORM 3



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **REGISTER SUPPLEMENTARY DESCRIPTION**

(1) Setting external clock input mode (by use of EXCK0 (12016) and EXCK1 (12316))

Two modes given below are available for the external clock signal input. (the settings (EXCK1, EXCK0) = (0, 1), (1, 0) are forbidden.)

(a) When (EXCK1, EXCK0) = (0, 0), Fosc = 20 to 30 MHz Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronization signal. And input from HOR pin a constant-period continuous horizontal synchronous signal.


Never stop inputting the clock while displaying.

Do not have to set a display frequency because the clock just as it is entered from outside is used as the display clock.

(b) When (EXCK1, EXCK0) = (1, 1), Fosc = 20 to 80 MHz

Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronization signal. Never stop inputting the clock while displaying.

Be sure to set a display frequency because the internal clock made to synchronize with the clock input from outside is used as the display clock (see the next page).





## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Setting display frequencies

Set a display frequency by setting a frequency value for the horizontal synchronization signal by use of DIV10 to DIV0 (12016). Set display frequency area in conformity with the frequency of the external clock signal.

Set display frequency area by use of DIVS0, DIVS1 (12016), RSEL0 (12116), and RSEL1 (12216). Frequency area are as follows.

RSEL1	RSEL0	DIVS1	DIVS0	Display frequency area
0	1	0	0	70.0 to 80.0
0	0	0	0	63.0 to 70.0
1	0	0	1	56.6 to 63.0
0	1	0	1	46.6 to 56.6
0	0	0	1	45.0 to 46.6
1	0	1	0	42.5 to 45.0
0	1	1	0	35.0 to 42.5
0	0	1	0	31.5 to 35.0
1	0	1	1	28.3 to 31.5
0	1	1	1	23.3 to 28.3
0	0	1	1	20.0 to 23.3

Cautions in setting a display frequency

To change the external clock frequency or the horizontal synchronization frequency, follow the steps in sequence given below.

(DSPON = 0)

(b) Set the display frequency

(Use DIV10 to DIV0 (12016), DIVS0, DIVS1 (12016), RSEL0 (12116), and RSEL1 (12216).)

(c) 20-ms waiting time with the horizontal synchronization signal and the external clock signal being input

(d) Display ON (DSPON = 1)



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **DISPLAY FORM1**

Table 1 shows display form of blanking.

#### Table 1. Display mode

	Standard	blanking	When the all of registers	When some of registe	ers DSPn are set to "1"	BLNK0 output		
BCOL	BLK1	BLK0	DSPn (Note 2) are set to "0"	DSPn = 0	DSPn = 1			
	0	0	Matrix-outline and border display. color set: FR, FG, FB or display RAM (Note 4)	Matrix-outline and border display. color set: FR, FG, FB or display RAM (Note 4)	Matrix-outline display color set: display RAM (Note 3)	DSPn = "0" line DSPn = "1" line Matrix-outline size		
0	0	1	Character	Character	Border display color set: display RAM (Note 3)	DSPn = "0" line→Character size DSPn = "1" line→Border size		
	1	0	Border display color set: display RAM (Note 3)	Border display color set: display RAM (Note 3)	Matrix-outline display color set: display RAM (Note 3)	DSPn = "0" line→Border size DSPn = "1" line→Matrix-outline size		
	1	1	Matrix-outline display color set: display RAM (Note 3)	Matrix-outline display color set: display RAM (Note 3)	Character	DSPn = "0" line→Matrix-outline size DSPn = "1" line→Character size		
	0	0	Matrix-outline and border display. color set: FR, FG, FB or display RAM (Note 4)	Matrix-outline and border display. color set: FR, FG, FB or display RAM (Note 4)	Matrix-outline display color set: display RAM (Note 3)			
1	0	1	Character	Character	Border display color set: display RAM (Note 3)			
(Note 1)	1 0 Border display color set: display RAM (Note 3)		color set: display RAM	Border display color set: display RAM (Note 3)	Matrix-outline display color set: display RAM (Note 3)	— All blanking size		
	Matrix-outline display			Matrix-outline display color set: display RAM (Note 3)	color set: display RAM Character			

Notes 1: Color setting of raster area is set by register RR, RG and RB.

2: DSPn (n = 0 to 11)

3: Set by BR, BG and BB of display RAM.

4: Set border by register FR, FG and FB. Set matrix-outline by BR, BG and BB of display RAM.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DISPLAY FORM 2**

M35046-XXXSP/FP has the following four display forms.

- (1) Character size
- : Blanking same as the character size.
- (2) Border size
- : Blanking the background as a size from character.
- (3) Matrix-outline size
  - : Blanking the background  $12 \times 18$  dot.
  - When set register BETA14 to "1", setting of blanking the
  - background  $14 \times 18$  dot is possible.
- (4) All blanking size
  - : When set register BCOL to "1", all raster area is blanking.




Fig. 3 Display form

## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **DISPLAY FORM 3**

When border display mode, if set SYAD = "0" to "1", it change to shadow display mode. Border and shadow display are shown below.




Fig. 4 Border and shadow display

Set shadow display color by display RAM or register FR, FG and FB.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

# DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by the serial input function. Example of data setting is shown in Figure 5 and Figure 6.

(1) At EXCK0 = "0", EXCK1 = "0" setting


			DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Addition	
									20	) 00 ms	ec ho	ld							System set-up	
1	address	12016	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	Address set	
2	data	12016	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	(Note 1)	
3	data	12116	0	0	PTD7	PTD6	1	PTD4	1	PTD2	1	1	1	0	1	0	1	1	Output setting	
4	data	12216	0	0	0	0	0	0	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display location setting	
5	data	12316	0	0	0	0	0	0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display location setting	
6	data	12416	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display form setting	
7	data	12516	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting	
8	data	12616	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting	
9	data	12716	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Color, character size setting	
10	data	12816	0	0	0	0	0	0	0	1	0	1	1	POLH	POLV	0	0	0	Display OFF, display form (Note 2)	
11	data	00016	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	Сз	C2	C1	C0		
12 				-	haract ckgrou color		Blink- ing	CI	naract color	ter	Character code						Character setting			
298	data	11F16	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	Сз	C2	C1	C0		
299	address	12816	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	0	Address setting	
300	data	12816	0	0	0	0	0	1	0	0	0	1	1	POLH	POLV	0	0	0	Display ON, display form (Note 2)	

FIG. 5 Example of data setting by the serial input function (	f data setting by the serial input function (1)
---	---



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

			DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Addition	
									2	00 ms	ec ho	ld							System set-up	
1	address	12016	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	Address set	
2	data	12016	0	1	1	DIVS1	DIVS0	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0	Set frequency value of horizontal synchronous frequency(Note 1)	
3	data	12116	0	RSEL0	PTD7	PTD6	1	PTD4	1	PTD2	1	1	1	0	1	0	1	1	Output setting Oscillation circuit setting	
4	data	12216	0	RSEL1	0	0	0	0	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display location setting Oscillation circuit setting	
5	data	12316	0	1	0	0	0	0	VP9	VP8	VP7	VPZ VPC VPC VP4 VP2 VP2 VP4 VP0 Vertical		Vertical display location setting						
6	data	12416	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display form setting	
7	data	12516	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting	
8	data	12616	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting	
9	data	12716	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Color, character size setting	
10	data	12816	0	0	0	0	0	0	0	1	0	1	1	POLH	POLV	0	0	0	Display OFF, display form (Note 2)	
				I	l	l Hold tl	he tim	e len	gth as	1V o	f verti	cal sy	nchro	nous	signal					
11	data	00016	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	Сз	C2	C1	C0		
12 				-	haract ckgrou color		BLINK -ING	-	naract color	er		Character code						Character setting		
298	data	11F16	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	Сз	C2	C1	Co		
299	address	12816	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	0	Address setting	
300	data	12816	0	0	0	0	0	1	0	0	0	1	1	POLH	POLV	0	0	0	Display ON, display form (Note 2)	
lote		al to the	VERT	۲ pin.	lf serr	ated p													the vertical synchrono r VMASK to 1.	





## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### SERIAL DATA INPUT TIMING

- (1) Serial data should be input with the LSB first.
- (2) The address consists of 16 bits.
- (3) The data consists of 16 bits.
- (4) The 16 bits in the SCK after the CS signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits. Therefore, it is not necessary to input the address from the second data.




Fig. 7 Serial input timing



### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **CHARACTER FONT**

Images are composed on a 12  $\times$  18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.




Fig. 8 Example for displaying a continuous pattern after combining characters in the horizontal or vertical direction

Character code FF16 is fixed as a blank without background. Therefore, cannot register a character font in this code.



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## TIMING REQUIREMENTS (Ta = -20°C to + 85°C, VDD = 5±0.25V, unless otherwise noted)

Symbol	Parameter		Limits		Unit	Remarks	
Cymbol	r dramotor	Min.	Тур.	Max.	Unit	Remarks	
tw(SCK)	SCK width	200	—	—	ns		
tsu(CS)	CS setup time	200	—	—	ns		
th(CS)	CS hold time	2	—	—	μs	See Figure 9	
tsu(SIN)	SIN setup time	200	—	—	ns	See Figure 9	
th(SIN)	SIN hold time	200	—	—	ns		
tword	1 word writing time	10	—	—	μs		




Fig. 9 Serial input timing requirements



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage	With respect to Vss.	-0.3 to +6.0	V
VI	Input voltage		$\text{Vss} - 0.3 \leq \text{Vi} \leq \text{Vdd} + 0.3$	V
Vo	Output voltage		$Vss \leq Vo \leq Vdd$	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to +85	°C
Tstg	Storage temperature		-40 to +125	°C

# RECOMMENDED OPERATING CONDITIONS (VDD = 5V, Ta = -20 to +85°C, unless otherwise noted)

Symbol	Parameter		Unit		
Cynibol	i didineter	Min.	Тур.	Max.	Onit
Vdd	Supply voltage	4.75	5.0	5.25	V
Vін	"H" level input voltage SIN, SCK, CS, AC HOR, VERT	0.8Vdd	Vdd	Vdd	V
VIL	"L" level input voltage SIN, SCK, CS, AC HOR, VERT	0	0	0.2Vdd	V
Fosc	Oscillating frequency for display	20.0	—	80.0	MHz
Hsync	Horizontal synchronous signal input frequeney	15.0	—	130.0	kHz

## ELECTRICAL CHARACTERISTICS (VDD = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Paramet	or	Test conditions		Unit		
Cymbol	Falalle			Min.	Тур.	Max.	Offic
Vdd	Supply voltage		Ta = -20 to +85°C	4.75	5.0	5.25	V
IDD	Supply current		VDD = 5.25V	_	30	50	mA
Vон		P0 to P7	VDD = 4.75V, IOH = 0.4mA			_	V
VOH	"H" level output voltage	CPOUT	VDD = 4.75V, IOH = 0.05mA	- 3.5			
Vol	<b>#1 #</b> 1 1 t 1 t	P0 to P7	VDD = 4.75V, IOL = 0.4mA		_	0.4	V
VOL	"L" level output voltage	CPOUT	VDD = 4.75V, IOL = 0.05mA				V
Rı	Pull-up resistance SCK, AC	, CS, SIN	VDD = 5.0V	10	30	100	kΩ
Vтск	External clock input width		$4.75V < VDD \le 5.25V$	0.7Vdd		0.9Vdd	Vpp



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## NOTE FOR SUPPLYING POWER

Timing of power supplying to  $\overline{AC}$  pin

The internal circuit of M35046-XXXSP/FP is reset when the level of the auto clear input pin  $\overrightarrow{AC}$  is "L". This pin in hysteresis input with the pull-up resistor. The timing about power supplying of  $\overrightarrow{AC}$  pin is shown in Figure 11.

Timing of power supplying to VDD1 and VDD2. Supply power to VDD1 and VDD2 at the same time.




Fig. 11 Timing of power supplying to AC pin

After supplying the power (VDD and Vss) to M35046-XXXSP/FP and the supply voltage becomes more than 0.8  $\times$  VDD, it needs to keep VIL time; tw of the  $\overline{AC}$  pin for more than 1ms.

Start inputting from microcomputer after  $\overline{AC}$  pin supply voltage becomes more than  $0.8\times V\text{DD}$  and keeping 200ms wait time.

## PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor ( $\approx 0.1 \mu$ F) directly between the VDD1 pin and Vss pin, and the VDD2 pin and Vss pin using a heavy wire.

#### DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M35046-XXXSP/FP mask ROM order confirmation form
- (2) 20P4B mask specification form
- (3) 20P2Q-A mask specification from
- (4) ROM data (EPROM 3 sets)
- (5) Floppy disks containing the character font generating program
   + character data



Downloaded from Elcodis.com electronic components distributor


SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## STANDARD ROM TYPE : M35046-001SP/FP

M35046-001SP/FP is a standard ROM type of M35046-XXXSP/FP. The character patterns are fixed to the contents of Figure 12 to 15.




### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS






#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS






#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS








#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS






### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## PACKAGE OUTLINE








MITSUBISHI MICROCOMPUTERS

# M35046-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

# RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan



© 2000 MITSUBISHI ELECTRIC CORP. New publication, effective August. 2000. Specifications subject to change without notice.



# **REVISION DESCRIPTION LIST**

# M35046-XXXSP/FP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	9902
1.1	Delete Mask ROM ORDER CONFIRMATION FORM and MASK SPECIFICATION FORM	0008