SIEMENS


Power Factor Controller IC for High Power Factor and Active Harmonic Filter

TDA 4814

Bipolar IC


Features

- IC for sinusoidal line-current consumption
- Power factor approaching 1
- Controls boost converter as an active harmonics filter
- Direct drive of SIPMOS transistor
- Zero crossing detector for discontinuous operation mode with variable frequency
- 110/220 V AC operation without switchover
- Standby current consumption of 0.5 mA
- Start/stop monitoring circuit for lamp generators



Туре	Ordering Code	Package
TDA 4814 A	Q67000-A8163	P-DIP-14-1

■ Not for new design



Pin Configurations

(top view)

Pin Definitions and Functions

Pin	Symbol	Function
1	GND	Ground
2	QSIP	Driver output
3	$V_{\mathbb{S}}$	Supply voltage
4	- ICOMP	Negative comparator input
5	+I Op Amp/ V_{REF}	Positive input/reference voltage
6	I START	Start input
7	N.C.	Not connected
8	Q START	Start output
9	Q STOP	Stop output
10	I STOP	Stop input
11	I M1	Multiplier input M1
12	– I Op Amp	Negative input Op amplifier
13	QOp Amp/I M2	Op amplifier output and multiplier input M2
14	I DET	Detector input

The TDA 4814 A contains all functions for designing electronic ballasts and switched-mode power supplies with sinusoidal line current consumption and a power factor approaching 1.

They control a boost converter as an active harmonic filter in a discontinuous (triangular shaped current) mode with variable frequency.


The output voltage of this filter is regulated with high efficiency. Therefore the device can easily be operated on different line voltages (110/220 V_{AC}) without any switchover.

The on-chip start/stop circuit monitors the lamp generator of electronic ballasts. It starts a self-oscillating lamp generator and shuts it down in the event of malfunction, e.g. if the lamp is defective.

A typical application is in electronic ballasts, especially when a large number of such lamps are concentrated on one line supply point.

Besides that a separate driver ground (GND QSIP) is implemented.

The TDA 4814 A in a P-DIP-14-1 package.



Block Diagram

Circuit Description

This device has a conditioning circuit for the internal power supply. It allows standby operation with very low current consumption (less than 0.5 mA), a hysteresis between enable and switch-off levels and an internal voltage stabilization. An integrated Z-diode limits the voltage on $V_{\rm S}$, when impressed current is fed.

The **output driver (Q SIP)** is controlled by detector input and current comparator.

The **detector input (I DET)** which is highly resistive in the operating state reacts on hysteresisdetermined voltage levels. To keep down the amount of circuitry required, clamping diodes are provided which allow control by a current source.

The operating state of the boost converter choke is sensed via the detector input. H-level means that the choke discharges and the output driver is inhibited. H-level sets a flip-flop, which stores the switch-off instruction of the current comparator to reduce susceptibility to interference. As soon as demagnetization is finished the choke voltage reverses and the detector input is set to L-level, thus enabling the output driver. This ensures that the choke is always currentless when the SIPMOS transistor switches on and that no current gaps appear.

The nominal voltage of the multiplier output is compared to the voltage derived from the actual line current (— I COMP), thus setting the switch-off threshold of the comparator. The current comparator blocks the output driver when the nominal peak value of the choke current given by the multiplier output is reached.

This state is maintained in the flip-flop until H-level appears at detector input which takes over the hold function and resets the flip-flop.

Operating states might occur without any useful detector signal. This is the case with magnetic saturation of the choke and when the input voltage approaches or exceeds the output voltage as, for example, during switch-on. The driver remains inhibited for the flip-flop due to the absent set signal.

The trigger signal can be derived from the subsequent lamp generator, a SMPS control device or, if neither one of them is available, from the start circuit designed as a pulse generator in the TDA 4814. The trigger signal level should be so low that with standard operation the signal from the detector winding dominates.

The multiplier delivers the preset nominal value for the current comparator by multiplying the input voltage, which determines the nominal waveform (IM1) and the output voltage of the control amplifier.

The control amplifier stabilizes the output dc voltage of the active harmonic filter in the event of load and input voltage changes. The **control amplifier** compares the actual output voltage to a reference voltage which is provided in the IC and stable with temperature.

Output Driver

The output driver is intended to drive a SIPMOS transistor directly. It is designed as a push-pull stage.

Both the capacitive input impedance and keeping the gate level at zero potential in standby operation by an internal 10-k Ω -resistor are taken into account. Possible effects on the output driver by line inductances or capacitive couplings via SIPMOS transistor Miller capacitance are limited by diodes connected to ground and supply voltage.

Ground Pins

Between the ground pins GND and GND QSIP, a very close and low-impedance connection is to be established.

Monitoring Circuit (I START, I STOP, Q START, Q STOP)

The monitoring circuit guarantees the secure operation of subsequent circuitries.

Any circuitry that is shut down because of a fault, for instance, cannot be started up again until the **monitoring start (I START / Q START)** has turned on and a positive voltage pulse has been impressed on Q START. This function starts for example the lamp generator of an electronic ballast or generates auxiliary trigger signals for the detector input.

If there is a defect present (e.g. defective fluorescent lamp) the **monitoring stop (I STOP / Q STOP)** will shut down either the entire unit or simply the circuitry that has to be protected. No restart is possible then until the hold current impressed on I START or Q STOP has been interrupted (e.g. by a power down).

Absolute Maximum Ratings

 $T_{\rm A}$ = - 40 to 125 $^{\circ}$ C

Parameter	Symbol	Symbol Limit Values		Unit	Notes	
		min.	max.			
Supply voltage	$V_{\mathtt{S}}$	- 0.3	V_{Z}	V	$V_{\rm Z}$ = Z Voltage	
Inputs						
Comparator	V_{ICOMP}	- 0.3	33	V	_	
·	$V_{-\text{I COMP}}$	- 0.3	33	V	_	
Op Amp	$V_{ m I~Op~Amp}$	- 0.3	6	V	_	
	$V_{-\mathrm{I}OpAmp}$	- 0.3	6	V	_	
Multiplier	V_{M1}	- 0.3	33	V	_	
Outputs						
Multiplier	V_{OM}	- 0.3	3	V	<i>V</i> _S > 3 V	
Op Amp	$V_{ m Q~Op~Amp}$ / $I_{ m M2}$	- 0.3	6	V	_	
Z current V _s GND	I_{Z}	0	300	mA	Observe P_{\max}	
Driver output QSIP	$V_{ t QSIP}$	- 0.3	$V_{\mathtt{S}}$	V	Observe P_{max}	
QSIP clamping diodes	I_{QSIPD}	- 10	10	mA	$V_{\rm Q} > V_{\rm S}$ or $V_{\rm Q} < -0.3$ V	
Input START	$V_{\scriptscriptstyle ext{ISTART}}$	- 0.3	25	V	see characteristics	
STOP	V_{ISTOP}	- 0.3	33	V	see characteristics	
Output START	V_{QSTART}	– 10	3	V	_	
STOP	$V_{ extsf{Q STOP}}$	- 0.3	6	V	_	
Detector input	$V_{\scriptscriptstyle ext{I DET}}$	0.9	6	V	_	
Detector clamping diodes	$I_{ ext{I DET}}$	- 10	10	mA	$V_{\text{IDET}} > 6 \text{ V or}$ $V_{\text{IDET}} < 0.9 \text{ V}$	
Capacitance at I START to ground	$C_{ ext{I START}}$	-	150	nF	-	
Junction temperature	$T_{\rm j}$	_	150	°C	_	
Storage temperature	T_{stg}	- 55	125	°C	_	
Thermal resistance						
system - air	$R_{th\;SA}$	-	65	K/W	-	

Absolute Maximum Ratings (cont'd)

 $T_{\rm A}$ = - 40 to 125 $^{\circ}$ C

Parameter	Symbol	Limit Values		Unit	Notes	
		min.	max.			
Operating Range						
Supply voltage	V_{S}	$V_{ extsf{S} extsf{ON}}$	V_{Z}	V	Values for $V_{\rm SON}$, $V_{\rm Z}$: see characteristics	
Z-current Driver current	$I_{\rm Z}$ $I_{\rm QQSIP}$	0 - 500	200 500	mA mA	Observe P_{\max}	
Operating temperature	T_{A}	- 25	85	°C	_	

Characteristics

 $V_{\rm S \, ON}^{-1)} < V_{\rm S} < V_{\rm Z}; T_{\rm A} = -25 \text{ to } 85\,^{\circ}\text{C}$

Parameter	Symbol	I	Limit Values		Unit
		min.	typ.	max.	
Current Consumption					
Without load on driver QSIP					
and V_{REF} ; QSIP LOW					
$0 \text{ V} < V_{\text{S}} < V_{\text{S ON}}$	$I_{\mathtt{S}}$	-	-	0.5	mA
$V_{\text{SON}} < V_{\text{S}} > V_{\text{Z}}$	$I_{\mathtt{S}}$	2.5	5	6.5	mA
Load on QD with SIPMOS gate;					
dynamic operation 50 kHz	$I_{\mathtt{S}}$	-	-	15	mA
$V_{\rm S}$ = 12 V					
load on Q = 10 nF					
Hysteresis on V_{S}					
Turn-ON threshold for $V_{\rm S}$ rising	V_{SH}	9.6	10.4	11.2	V
Switching hysteresis	V_{Shy}	1.0		1.7	V
Comparator (COMP)					
Input offset voltage	V_{IO}	- 10	_	10	mV
Input current	$-I_{\rm I}$	-	-	2	μA
Common-mode input voltage range	$V_{ m IC}$	0	-	3.5	V

Characteristics (cont'd) $V_{\rm S \, ON}$ ¹⁾ < $V_{\rm S \, C}$ (cont'd) $V_{\rm S \, ON}$ ² (cont'd)

Parameter	Symbol L		Limit Va	Unit	
		min.	typ.	max.	
Operational Amplifier (Op Amp)					
Open-loop voltage gain	$G_{ m V0}$	60	80	_	dB
Input offset voltage	$V_{ m IO}$	- 30	-	– 10	mV
Input current	$-I_{\scriptscriptstyle m I}$	-	-	2	μA
Common-mode input voltage range	$V_{ m IC}$	0	-	3.5	V
Output current	I_{QOpAmp}	- 3	-	1.5	mA
Output voltage	$V_{\sf Q\ {\sf Op\ Amp}}$	1.2	-	4	V
Transition frequency	$ f_{T} $	-	2	-	MHz
Transition phase	ϕ_{T}	_	120	_	deg.
Output Driver (QSIP)		•	'		
Output voltage high	V_{QH}	5	1_	1_	V
$I_{\rm Q} = -10 \text{ mA}$	V QH	_			\ <u>_</u>
Output voltage low	\overline{V}_{QL}			1	V
$I_{\rm Q}$ = + 10 mA	QL	_	_		_
Output current	_	_	_	_	_
rising edge $C_L = 10 \text{ nF}$	$-I_{Q}$	200	300	400	mA
falling edge $C_L = 10 \text{ nF}$	I_{Q}	250	350	450	mA
				100	1117 \
Reference-Voltage Source					
Voltage	V_{REF}	1.9	2	2.1	V
$0 < I_{REF} < 3 \text{ mA}$					
Load current	$-I_{L}$	0	-	3	mA
Voltage change	ΔV_{REF}		-	5	mV
$10 \text{ V} < V_{\text{S}} < V_{\text{Z}}$					
Voltage change	ΔV_{REF}	-	-	20	mV
$0 \text{ mA} < I_{REF} < 3 \text{ mA}$					
Temperature response	ΔV_{REF} / ΔT	- 0.3		0.3	mV/K
Z-Diode (V_s – GND)					
Z-voltage	V_{Z}	13	15.5	17	V
$I_z = 200 \text{ mA}$	' - '				•
Observe P_{max}					
C D C I max	1		1	1	

Parameter	Symbol	Symbol L		Limit Values		
		min.	typ.	max.		
Multiplier (M1) ²⁾						
Quadrant for input voltages	_	_	1	_	qu.	
Input voltage M1	V_{M1}	0	-	1	V	
Reference level for M1	V_{REFM1}	_	0	_	V	
Input voltage M2	V_{M2}	V_{REF}	_	V_{REF} + 1	V	
Reference level for M2	V_{REFM2}	_	V_{REF}	_	V	
Input current M1, M2	$-I_{\scriptscriptstyle m I}$	0	_	2	μA	
Coefficient for output-voltage source	C_{Q}	0.4	0.6	0.8	I/V	
Max. output voltage	V_{QMmax}	_	1.6	_	V	
Output resistance	R_{Q}	-	5	_	kΩ	
Temperature response of						
output-voltage coefficient	$\Delta TC / C_{O}$	- 0.3	- 0.1	0.1	% / K	
Input I START Turn-ON voltage Turn-ON current	$V_{ m IONSTART}$	17 50	22	26 130	V	
Turn-ON current	$I_{\text{I ON START}}$	50	90	130	μΑ	
Turn-OFF voltage	$V_{ m IOFFSTART}$	2	3.5	5	V	
Turn-OFF current	$I_{ m IOFFSTART}$	70	110	150	μA	
Input I STOP *)						
Turn-ON voltage	$V_{ m IONSTOP}$	27	30	33	V	
Turn-ON current	$I_{ m I~ON~STOP}$	100	150	200	μA	
Turn-OFF voltage	$V_{ m IOFFSTOP}$	4.5	6.5	8.5	V	
Turn-OFF current	$I_{ ext{I OFF STOP}}$	175	250	320	μA	
Transfer I START - Q START						
Output current on Q START						
V_{START} = 15 V;						
V_{QSTART} = 2 V	$-I_{ m Q\ START}$	400	600	800	mA	
Transfer I STOP - Q STOP						
Output current on Q STOP						
$I_{\text{STOP}} = 1.5 \text{ mA};$	$-I_{ m Q\ STOP}$	0.9	1.2	-	mA	
V_{STOP} = 18 V;						
$V_{QSTOP} = 1.2 \text{ V};$						
$I_{\text{STOP}} = 0.4 \text{ mA};$	$-I_{ extsf{Q STOP}}$	60	150	-	μΑ	
$V_{STOP} = 7 V;$						
$V_{\text{STOP}} = 1.2 \text{ V};$		1				

^{*)} The turn-ON voltage of $I_{\rm STOP}$ exceeds the turn-on voltage of $I_{\rm START}$ by at least 3 V.

Characteristics (cont'd)


 $V_{\rm S \, ON}^{-1)} < V_{\rm S} < V_{\rm Z}$; $T_{\rm A} = -25 \ {\rm to} \ {\rm 85 \ ^{\circ}C}$

Parameter	Symbol	ı	_imit Va	lues	ues Unit	
		min.	typ.	max.		
Detector (I DET)						
Upper switching voltage						
for voltage rising (H)	V_{DETH}	1	1.3	1.6	V	
Lower switching voltage						
for voltage falling (L)	V_{DETL}	0.95	-	_	V	
Switching hysteresis	V_{Shy}	50	_	300	mV	
Input current	$-I_{DET}$	_	5	10	μA	
$0.9 \ V < V_{\text{DET}} < 6 \ V$						
Clamping-diode current	I_{DET}	- 3	_	3	mA	
$V_{\rm DET}$ > 6 V or $V_{\rm DET}$ < 0.9 V						
		· · ·	<u> </u>			
Delay Times						
Input comparator QSIP 3)	t	_	200	500	ns	


¹⁾ $V_{\rm S\,ON}$ means that $V_{\rm SH}$ has been exceeded but that the voltage is still greater than $(V_{\rm SH}-V_{\rm S\,hy})$.

²⁾ Calculation of the output voltage $V_{\rm QM}$: $V_{\rm QM}$ = C x ${\rm V_{M1}}^*$ x ${\rm V_{M2}}^*$ in V.

³⁾ Step functions at comparator input $\Delta V_{\rm COMP}$ = - 100 mV $_\!\!\!/\!\!\!-\!\!\!\!\! \Delta V_{\rm COMP}$ = + 100 mV.



Multiplier Characteristics




Discontinuous Operation Mode with Variable Frequency

The TDA 4814 A work in a discontinuous operation mode with variable frequency.

The principle of a freely oscillating controller exploits the physical relationship between current and voltage at the boost converter choke. The current in the semiconductors flows in a triangular shape. It is only when the current in the boost converter diode has gone to zero that the transistor goes conductive. This arrangement does away with the diode's power-squandering reverse currents.

If triangular currents flow continuously through the boost converter choke the input current averaged over a high-frequency period is exactly half the peak of the high-frequency choke current.

If the peak values of the choke current are located along an envelope curve that is proportional to a sinusoidal, low-frequency input voltage, the input current available after smoothing in an RFI filter is sinusoidal.



Typical Application Circuit
Boost Converter with TDA 4814 A

The TDA 4814A control a boost converter as an active harmonic filter, drawing a sinusoidal line current and providing a regulated DC voltage at the converter output.

The active harmonic filter improves the power factor in electronic ballasts for fluorescent lamps and in switched-mode power supplies, reducing the harmonic content of the incoming, non rectified mains current and if suitably dimensioned permitting operation at input voltages between 90 V and 270 V.

Benefits of TDA 4814 A in Electronic Ballasts and SMPS

- Sinusoidal line current consumption
- Power Factor approaching 1 increases the power available from the AC line by more than 35 % compared to conventional rectifier circuits. Circuit breakers and connectors become more reliable because of the lower peak currents.
- Active harmonic filtering reduces harmonic content in line current to meet VDE / IEC / ENstandards.
- Wide-range power supplies are easier to implement for AC input voltages of 90 to 250 V without switchover.
- Preregulated DC output voltage provides optimal operating conditions for a subsequent converter.
- Reduced smoothing capacitance:
 - For a given amplitude of the 100 / 120 Hz ripple voltage the smoothing capacitance can be reduced by 50 % in comparison to a conventional recitifier circuit.
- Reduced choke size:
 - Rectifier circuits capable of more than 200 W usually employ chokes to decrease the charging current of the capacitor. These chokes are larger than those used in a preregulator with power-factor control.
- Higher effciency:
 - A preregulator does cause some additional losses, but these are more than cornpensated for by the cut in losses created by the rectifier configuration and the optimum operting conditions that are produced for a subsequent converter, even in the event of supply-voltage fluctuations.

Summary of Effects of DC-Voltage Preregulation with Power-Factor Control

Parameter	Conventional Power Rectification	Power Rectification with Preregulator and Power-Factor Control		
Mean DC supply voltage	280 V	340 V		
Maximum DC supply voltage with line overvoltage	350 V	350 V		
Minimum DC supply voltage with line undervoltage	230 V	330 V		
Relative reverse voltage of diodes with line overvoltage	1	0.7		
Relative forward resistance of SIPMOS transistors with sustained conducting-state power loss and line undervoltage	1	2.06		
Relative forward resistance of SIPMOS transistors with sustained conducting-state power loss and rated supply voltage	1	1.74		
Relative input capacitance with sustained ripple voltage	1	0.3 to 0.5		
Power factor	0.5 to 0.7	0.99		