May 1995

National Semiconductor

LMC6582 Dual/LMC6584 Quad Low Voltage, Rail-To-Rail Input and Output CMOS Operational Amplifier

General Description

The LMC6582/4 is a high performance operational amplifier which can operate over a wide range of supply voltages with guaranteed specifications at 1.8V, 2.2V, 3V, 5V, and 10V.

The LMC6582/4 provides an input common-mode voltage range that exceeds both supplies. The rail-to-rail output swing of the amplifier assures maximum dynamic signal range. This rail-to-rail performance of the amplifier, combined with its high open-loop voltage gain makes it unique among rail-to-rail CMOS amplifiers. The LMC6582/4 is an excellent choice for circuits where the input common-mode voltage range is a concern.

The LMC6582/4 has been designed specifically to improve system performance in low voltage applications. Guaranteed operation down to 1.8V means that this family of amplifiers can operate at the end of discharge (EOD) voltages of several popular batteries. The amplifier's 80 fA input current, 0.5 mV offset voltage, and 82 dB CMRR maintain accuracy in battery-powered systems.


For a single, dual or quad CMOS amplifier with similar specs and a powerdown mode, refer to the LMC6681/2/4 datasheet.

Features

- (Typical unless otherwise noted)
- Guaranteed Specs at 1.8V, 2.2V, 3V, 5V, 10V
- Rail-to-Rail Input Common-Mode Voltage Range
- Rail-to-Rail Output Swing
- (within 10 mV of supply rail, $@V_S = 3V$ and $R_L = 10 \text{ k}\Omega$) CMRR and PSRR: 82 dB
- Ultra Low Input Current: 80 fA
- High Voltage Gain ($V_s = 3V$, $R_L = 10 \text{ k}\Omega$): 120 dB
- Unity Gain Bandwidth: 1.2 MHz

Applications

- Battery Operated Systems
- Sensor Amplifiers
- Portable Communication Devices
- Medical Instrumentation
- Level Detectors, Sample-and-Hold Circuits
- Battery Monitoring



Ordering Information

· ·

Package	Temperature Range	NSC	Transport
	Industrial, -40°C to +85°C	Drawing	Media
8-pin Molded DIP	LMC6582AIN, LMC6582BIN	N08E	Rails
8-pin Small Outline	LMC6582AIM, LMC6582BIM	M08A	Rails
	LMC6582AIMX, LMC6582BIMX	M08A	Tape and Reel
14-pin Molded DIP	LMC6584AIN, LMC6584BIN	N14A	Rails
14-pin Small Outline	LMC6584AIM, LMC6584BIM	M14A	Rails
	LMC6584AIMX, LMC6584BIMX	M14A	Tape and Reel

Absolute Maximum Ratings (Note 1)

ESD Tolerance (Note 2)

Differential Input Voltage Voltage at Input/Output Pin

Supply Voltage (V⁺ – V⁻)

Current at Input Pin (Note 11)

Current at Output Pin (Note 3)

Current at Power Supply Pin

Storage Temperature Range

Lead Temp. (soldering, 10 sec.)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Junction Temperature (Note 4)

Operating Ratings (Note 1)

Supply Voltage Junction Temperature Range	$1.8V \le V_S \le 10V$
LMC6582AI, LMC6582BI	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
LMC6584AI, LMC6584BI	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Thermal Resistance (θ_{JA})	
N Package, 8-pin Molded DIP	108°C/W
M Package, 8-pin Surface Mount	172°C/W
N Package, 14-pin Molded DIP	88°C/W
M Package, 14-pin Surface Mount	126°C/W

150°C

3V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C, V⁺ = 3.0V, V⁻ = 0V, V_{CM} = V_O = V⁺/2 and R_L > 1 MΩ. Bold-face limits apply at the temperature extremes.

2 kV

12V

±5 mA

±30 mA

35 mA

260°C

±Supply Voltage

-65°C to +150°C

(V⁺) +0.3V, (V⁻) -0.3V

				LMC6582AI	LMC6582BI	
Symbol	Parameter	Conditions	Тур	LMC6584AI	LMC6584BI	Units
-			(Note 5)	Limit	Limit	
				(Note 6)	(Note 6)	
Vos	Input Offset Voltage		0.5	1	3	mV
				2.5	4.5	max
TCV _{os}	Input Offset Voltage Average Drift		1.5			µV/°C
I _B	Input Current	(Note 12)	0.08	20	20	pA max
los	Input Offset Current	(Note 12)	0.04	10	10	pA max
R _{IN}	Input Resistance		>1			Tera Ω
CIN	Input Capacitance		3			pF
CMRR	Common Mode	(Note 13)	82	70	65	dB
	Rejection Ratio			65	62	min
PSRR	Power Supply	$\pm 1.5 V \le V_S \le \pm 2.5 V$	82	70	65	dB
	Rejection Ratio	$V_{O} = V^{+}/2 = V_{CM}$		65	62	min
V _{CM}	Input Common Mode	CMRR > 50 dB	3.23	3.18	3.18	V
	Voltage Range			3.00	3.00	min
			-0.3	-0.18	-0.18	V
				0.00	0.00	max
A _V	Large Signal	$R_{L} = 600\Omega$ (Notes 7, 12)	70	10	10	V/mV
	Voltage Gain	R _L = 10 kΩ (Notes 7, 12)	1000	12	12	V/mV
Vo	Output Swing	$R_{L} = 600\Omega \text{ to V}^{+}/2$	2.87	2.70	2.70	V
				2.58	2.58	min
			0.15	0.3	0.3	V
				0.42	0.42	max
		$R_L = 2 k\Omega$ to V ⁺ /2	2.95	2.85	2.85	V
				2.79	2.79	min
			0.05	0.15	0.15	V
				0.21	0.21	max
		$R_{L} = 10 \ k\Omega \ to \ V^{+}/2$	2.99	2.94	2.94	V
				2.91	2.91	min
			0.01	0.04	0.04	V
				0.05	0.05	max

3V DC Electrical Characteristics (Continued)

.

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, V⁺ = 3.0V, V⁻ = 0V, V_{CM} = V_O = V⁺/2 and R_L > 1 M Ω . Bold-face limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6582AI LMC6584AI Limit (Note 6)	LMC6582BI LMC6584BI Limit (Note 6)	Units
I _{sc}	Output Short Circuit	Sourcing, $V_{O} = 0V$	20	9.0	9.0	mA
	Current			6.7	6.7	min
		Sinking, $V_O = 3V$	12	6.0	6.0	mA
				4.5	4.5	min
Is	Supply Current	Dual, LMC6582	1.4	2.26	2.26	mA
		V _{CM} = 1.5V		2.75	2.75	max
		Quad, LMC6584	2.8	4.52	4.52	mA
		$V_{CM} = 1.5V$		5.42	5.42	max

1.8V and 2.2V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 1.8V$ and 2.2V, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1M \Omega$. **Boldface** limits apply at the temperature extremes.

				LMC6582AI	LMC6582BI	
Symbol	Parameter	Conditions	Тур	LMC6584AI	LMC6584BI	Units
			(Note 5)	Limit	Limit	
				(Note 6)	(Note 6)	
Vos	Input Offset Voltage	V ⁺ = 1.8V, V _{CM} = 1.5V	0.5	3	10	mV
						max
		V ⁺ = 2.2V, V _{CM} = 1.5V	0.5	2	6	mV
				3.8	7.8	max
$\mathrm{TCV}_{\mathrm{os}}$	Input Offset Voltage Average Drift	V ⁺ = 2.2V	1.5			µV/°C
I _B	Input Current	V ⁺ = 2.2V (Note 12)	0.08	20	20	pA max
l _{os}	Input Offset Current	V ⁺ = 2.2V (Note 12)	0.04	10	10	pA max
CMRR	Common Mode	V ⁺ = 2.2V, (Note 13)	82	60	60	dB min
	Rejection Ratio	V ⁺ = 1.8V, (Note 13)	82	50	50	dB min
PSRR	Power Supply	\pm 1.1V \leq V _S \leq \pm 5V,	82	70	65	dB
	Rejection Ratio	$V_{O} = V^{+}/2 = V_{CM}$		65	62	min
V _{CM}	Input Common Mode	V ⁺ = 2.2V	2.38	2.2	2.2	V min
	Voltage Range	CMRR > 40 dB	-0.15	0.0	0.0	V max
		V ⁺ = 1.8V	1.98	1.8	1.8	V min
		CMRR > 40 dB	-0.10	0.0	0.0	V max
Vo	Output Swing	V ⁺ = 2.2V	2.15	2.0	2.0	V
		$R_L = 2 k\Omega$ to V ⁺ /2		1.88	1.88	min
			0.05	0.2	0.2	V
				0.32	0.32	max
		V ⁺ = 1.8V	1.75	1.6	1.6	V
		$R_L = 2 k\Omega$ to V ⁺ /2		1.44	1.44	min
			0.05	0.2	0.2	V
				0.36	0.36	max
I _S	Supply Current	Dual, LMC6582	1.4	2.2	2.2	mA
		$V_{CM} = 1.5V$		2.7	2.7	max
		Quad, LMC6584	2.8	4.4	4.4	mA
		$V_{CM} = 1.5V$		5.3	5.3	max

www.national.com

4

Symbol	herwise specified, all limits s apply at the temperature of Parameter	Conditions	Typ (Note 5)	LMC6582AI LMC6584AI Limit (Note 6)	LMC6582BI LMC6584BI Limit (Note 6)	Units
/ _{os}	Input Offset Voltage	V _{CM} = 1.5V	0.5	1	3	mV
00				2.5	4.5	max
rcv _{os}	Input Offset Voltage Average Drift		1.5			µV/°C
в	Input Current	(Note 12)	0.08	20	20	pA max
os	Input Offset Current	(Note 12)	0.04	10	10	pA max
R _{IN}	Input Resistance		>1			Tera Ω
CIN	Input Capacitance		3			pF
CMRR	Common Mode Rejection Ratio	(Note 13)	82	70 65	65 62	dB min
PSRR	Power Supply	$\pm 1.5V \le V_{S} \le \pm 2.5V,$	82	70	65	dB
SILL	Rejection Ratio	$V_{\rm O} = V^{+}/2 = V_{\rm CM}$	02	65	62	min
/ _{CM}	Input Common Mode	$\frac{V_0 - V_{12} - V_{CM}}{CMRR > 50 dB}$	5.3	5.18	5.18	V
CM	Voltage Range		5.5	5.00	5.00	min
	Vollage Kange		-0.3	-0.18	-0.18	V
			-0.5	0.00	0.00	max
V _o	Output Swing	$R_{L} = 2 k\Omega$ to V ⁺ /2	4.9	4.85	4.85	V
0	Output Owing	NL - 2 K32 10 V /2	4.5	4.58	4.58	min
			0.05	0.2	0.2	V
			0.05	0.2	0.2	max
	Supply Current	Dual, LMC6582	1.5	2.48	2.48	mA
S		$V_{CM} = 1.5V$	1.5	3.00	3.00	max
		Quad, LMC6584	3.0	4.96	4.96	mA
		$V_{CM} = 1.5V$	3.0	6.00	4.90 6.00	max


5

Symbol	Parameter	Conditior	IS	Typ (Note 5)	LMC6582AI LMC6584AI Limit (Note 6)	LMC6582BI LMC6584BI Limit (Note 6)	Units
Vos	Input Offset Voltage	V _{CM} = 1.5V		0.5	1.5	3.5	mV
03					3.0	5.0	max
TCV _{OS}	Input Offset Voltage Average Drift			1.5			µV/°C
I _B	Input Current	(Note 12)		0.08	20	20	pA ma
l _{os}	Input Offset Current	(Note 12)		0.04	10	10	pA ma
R _{IN}	Input Resistance			>1			Tera Ω
C _{IN}	Input Capacitance			3			pF
CMRR	Common Mode	(Note 13)		82	65	65	dB
	Rejection Ratio				62	62	min
PSRR	Power Supply	$\pm 1.1V \le V^+ \le \pm 5V$,		82	70	65	dB
	Rejection Ratio	$V_{O} = V^{+}/2 = V_{CM}$			65	62	min
V _{CM}	Input Common Mode	CMRR > 50 dB		10.30	10.18	10.18	V
	Voltage Range				10.00	10.00	min
				-0.30	-0.18	-0.18	V
					0.00	0.00	max
Vo	Output Swing	$R_L = 2 k\Omega$ to V ⁺ /2		9.93	9.7	9.7	V
					9.58	9.58	min
				0.08	0.3	0.3	V
					0.42	0.42	max
A _V	Large Signal	$R_L = 2 k\Omega$ to V ⁺ /2	Sourcing	89	25	25	V/mV
	Voltage Gain	(Note 12)	Sinking	224	25	25	V/mV
I _{sc}	Output Short Circuit	Sourcing, V _O = 0V	•	65	30	30	mA
	Current	(Note 14)			22	22	min
		Sinking, V _O = 10V		70	30	30	mA
		(Note 14)			22	22	min
ls	Supply Current	Dual, LMC6582		1.6	3.0	3.0	mA
		V _{CM} = 1.5V			3.6	3.6	max
		Quad, LMC6584		3.2	6.0	6.0	mA
		V _{CM} = 1.5V			7.2	7.2	max


6


· ·

Symbol	apply at the temperature extre	Conditions	Typ (Note 5)	LMC6582AI LMC6584AI Limit (Note 6)	LMC6582BI LMC6584BI Limit (Note 6)	Unit
R	Slew Rate	(Note 8)	1.2	0.7 0.55	0.7 0.55	
		V ⁺ = 10V, (Note 10)	1.2	0.7	0.7	V/µs min
BW	Gain-Bandwidth Product		1.2	0.55	0.55	MH
n	Phase Margin		50			Dec
m	Gain Margin		12			dB
m	Amp-to-Amp Isolation	V ⁺ = 10V (Note 9)	130			dB
n	Input-Referred	f = 1 kHz	30			
י	Voltage Noise					$\frac{nV}{\sqrt{Hz}}$
	5	$V_{CM} = 0.5V$	0.5			
	Input-Referred	f = 1 kHz	0.5			$\frac{fA}{\overline{Hz}}$
	Current Noise					
.H.D.	Total Harmonic Distortion	f = 1 kHz, A _V = +1 R _L = 10 kΩ, V _O = 2V _{p-p}	0.01			%
Note 2: Hum Note 3: Appl mum allowed Note 4: The - T_A)/ θ_{JA} . All Note 5: Typic Note 6: All lin Note 7: V ⁺ =	functional, but specific performance is an body model, 1.5 k Ω in series with 1 lies to both single-supply and split-suppl l junction temperature of 150°C. Output maximum power dissipation is a function numbers apply for packages soldered cal Values represent the most likely pai mits are guaranteed by testing or statis = 3V, V _{CM} = 0.5V. For sourcing and sin	00 pF. y operation. Continous short circuit oper current in excess of ±30 mA over long n of T _J (max), θ _J A, and T _A . The maximum directly into a PC board. rametric norm. tical analysis. king, $0.5V \le V_0 \le 2.5V$.	ation at elevated a I term may advers allowable power d	st conditions, see the mbient temperature c ely affect reliability. issipation at any ambi	electrical characteris an result in exceeding ent temperature is P _D	g the max
Note 2: Hum Note 3: Appl mum allowed Note 4: The - $T_A)/\theta_{JA}$. All Note 5: Typic Note 6: All in Note 7: V ⁺ = Note 8: V ⁺ = Note 9: Inpu Note 10: V ⁺ tive slew rate Note 11: Lim Note 12: Gu	an body model, 1.5 kΩ in series with 1 lies to both single-supply and split-suppl junction temperature of 150°C. Output maximum power dissipation is a function numbers apply for packages soldered cal Values represent the most likely par mits are guaranteed by testing or statis = 3V, V _{CM} = 0.5V. For sourcing and sin : 3V. Connected as Voltage Follower with is. tr efferred, V ⁺ = 10V, and R _L = 100 kΩ = 10V. Connected as voltage follower w	00 pF. y operation. Continous short circuit oper current in excess of \pm 30 mA over long of T _J (max), θ_{JA} , and T _A . The maximum directly into a PC board. rametric norm. tical analysis. king, $0.5V \le V_0 \le 2.5V$. h 2V step input, and output is measured in connected to 5V. Each amp excited in rith 8V step Input, and output is measured for input voltages that exceed absolut mitations and not device performance. <i>A</i>	cations and the te ation at elevated a term may advers allowable power d from 0.8V to 2.2V. I turn with 1 kHz to ad from 2V to 8V. N e maximum input Actual performance	st conditions, see the mbient temperature c ely affect reliability. ssipation at any ambi Number specified is th produce $V_0 = 2 V_{PP}$ lumber specified is th voltage ratings. e is reflected in the ty	electrical characteris an result in exceeding ent temperature is P _D te slower of the positiv e slower of the positiv pical value.	g the max = (T _{J(max} ve or nega ve or nega
Note 2: Hum Note 3: Appl mum allowed Note 4: The $-T_A)/\theta_{JA}$. All Note 5: Typic Note 6: All lii Note 7: V ⁺ = Note 8: V ⁺ = ive slew rate Note 9: Inpu Note 10: V ⁺	an body model, 1.5 kΩ in series with 1 lies to both single-supply and split-suppl junction temperature of 150°C. Output maximum power dissipation is a function numbers apply for packages soldered cal Values represent the most likely par mits are guaranteed by testing or statis = 3V, V _{CM} = 0.5V. For sourcing and sin : 3V. Connected as Voltage Follower with is. tr efferred, V ⁺ = 10V, and R _L = 100 kΩ = 10V. Connected as voltage follower w	00 pF. y operation. Continous short circuit oper current in excess of ±30 mA over long n of T _J (max), θ _{JA} , and T _A . The maximum directly into a PC board. rametric norm. tical analysis. king, $0.5V \le V_0 \le 2.5V$. 1 2V step input, and output is measured to connected to 5V. Each amp excited in	cations and the te ation at elevated a term may advers allowable power d from 0.8V to 2.2V. I turn with 1 kHz to	st conditions, see the mbient temperature c aly affect reliability. ssipation at any ambi Number specified is th produce V _O = 2 V _{PP}	electrical characteris an result in exceeding ent temperature is P _D te slower of the positiv	/e



8





Battery Type	Nominal Voltage	End of Discharge Voltage
NiMH	1.2V	1V
NiCd	1.2V	1V
Lead-Acid	2V	1.8V
Silver Oxide	1.6V	1.3V
Carbon-Zinc	1.5V	1.1V
Lithium	2.6V-3.6V	1.7V–2.4V

At $V_S = 2.2V$, the LMC6582/4 has a rail-to-rail input common-mode voltage range. *Figure 4* shows an input voltage extending to both supplies and the resulting output.





FIGURE 4. The Input Common-Mode Voltage Range Extends to Both Supplies at $V_S = 2.2V$

The amplifier is operational at V_S = 1.8V, with guaranteed input common-mode voltage range, output swing, and CMRR specs. *Figure 5* shows the response of the LMC6582/4 at V_S = 1.8V.






FIGURE 6. An Input Voltage Signal Exceeds LMC6582/4 Power Supply Voltages of V_s = 1.8V with No Output Phase Inversion

4.0 Capacitive Load Tolerance

The LMC6582/4 can typically drive a 100 pF load with $V_{\rm S}$ = 10V at unity gain without oscillating. The unity gain follower is the most sensitive configuration to capacitive load. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 7*. If there is a resistive component of the load in parallel to the capacitive component, the isolation resistor and the resistive load create a voltage divider at the output. This introduces a DC error at the output.






FIGURE 7. Resistive Isolation of a 350 pF Capacitive Load


Figure 8 displays the pulse response of the LMC6582 circuit in *Figure 7*.




4.0 Capacitive Load Tolerance (Continued)

Another circuit, shown in *Figure 9*, is also used to indirectly drive capacitive loads. This circuit is an improvement to the circuit shown *Figure 7* because it provides DC accuracy as well as AC stability. R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifiers inverting input, thereby preserving phase margin in the overall feedback loop. The values of R1 and C1 should be experimentally determined by the system designer for the desired pulse response. Increased capacitive drive is possible by increasing the value of the capacitor in the feedback loop.





The pulse response of the circuit shown in *Figure 9* is shown in *Figure 10*.



LMC6582 Circuit Shown in Figure 9

5.0 Printed-Circuit-Board Layout for High-Impedance Work

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low input current of the LMC6582/4, typically 80 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6582/4's inputs and the terminals of capacitors, diodes, conductors, resistors, re-

www.national.com

lay terminals, etc. connected to the op-amp's inputs, as in *Figure 11*. To have a significant effect, guard rings should be placed in both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 60 times degradation from the LMC6582/4's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See *Figure 12* for typical connections of guard rings for standard op-amp configurations.






FIGURE 11. Example of Guard Ring in PC Board Layout



The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 13.*



6.0 Compensating for Input Capacitance

It is quite common to use large values of feedback resistance with amplifiers that have ultra-low input current, like the LMC6582/4. Large feedback resistors can react with small values of input capacitance due to transducers, photodiodes, and circuits board parasitics to reduce phase margins.




FIGURE 14. Canceling the Effect of Input Capacitance

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 14*), C_{F} , is first estimated by:

$$\frac{1}{2\pi R_1 C_{IN}} \ge \frac{1}{2\pi R_2 C_F}$$

or
 $R_1 C_{IN} \le R_2 C_F$

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C_F may be different. The values of C_F should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)

7.0 Spice Macromodel

A Spice Macromodel is available for the LMC6582/4. The model includes a simulation of:

- Input common-mode voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- · Quiescent and dynamic supply current

Output swing dependence on loading conditions

and many more characteristics as listed on the macromodel disk.

Contact the National Semiconductor Customer Response Center at 1-800-272-9959 to obtain an operational amplifier spice model library disk.

13




FIGURE 15. Transducer Interface Application

The LMC6582/4 can be used for processing of transducer signals as shown in the circuit below. The two 11 M Ω resistors provide a path for the DC currents to ground. Since the resistors are boot-strapped to the output, the AC input resistance of the LMC6582/4 is much higher.




FIGURE 16. LMC6582 Used for Signal Processing

An input current of 80 fA and a CMRR of 82 dB causes an insignificant error offset voltage at the output. The rail-to-rail performance of the amplifier also provides the maximum dynamic range for the transducer signals.

B. PHOTODIODE AMPLIFIERS




FIGURE 17. Photodiode Amplifier

Photocells can be used in light measuring instruments. An error voltage is produced at the output due to the input current and the offset voltage of the amplifier. The LMC6582/4 which can be operated off a single battery is an excellent choice for this application because of its 80 fA input current and 0.5 mV offset voltage.

www.national.com

Low Voltage Peak Detector




FIGURE 18. Low Voltage Peak Detector

The accuracy of the peak detector is dependent on the leakage currents of the diodes and the capacitor, and the non-idealities of the amplifier. The parameters of the amplifier which can limit the performance of this circuit are (a) Finite slew rate (b) Input current, and (c) Maximum output current of the amplifier.

The input current of the amplifier causes a slow discharge of the capacitor. This phenomenon is called "drooping". The LMC6582/4 has a typical input current of 80 fA. This would cause the capacitor to droop at a rate of dv/dt = I_B/C = 80 fA/ 100 pF = 0.8 mV/s. Accuracy in the amplitude measurement is also maintained by an offset voltage of 0.5 mV, and an open-loop gain of 120 dB.

Oscillators




FIGURE 19. 1 Hz Square-Wave Oscillator

For single supply 5V operation, the output of the circuit will swing 0V to 5V. The voltage divider set by the resistors will cause the input at the non-inverting terminal of the op-amp to move $\frac{1}{3}$ (1.67V) of the supply voltage to $\frac{2}{3}$ (3.33V) of the supply voltage. This voltage behaves as the threshold voltage, and causes the capacitor to alternately charge and discharge.

R1 and C1 determine the time constant for the circuit. The frequency of oscillation, $f_{\rm OSC}$ is

$$\left(\frac{1}{2\Delta t}\right)$$

where Δt is the time the amplifier input takes to move from 1.67V to 3.33V. The calculations are shown below.

$$1.67 = 5\left(1 - e - \frac{t_1}{\tau}\right)$$

where $\tau = RC = 0.68$ seconds

Oscillators (Continued)

 $\rightarrow t_{1}$ = 0.27 seconds and

$$3.33 = 5\left(1 - e - \frac{t_1}{\tau}\right)$$

 \rightarrow t₂ = 0.74 seconds Then.

$$f_{OSC} = \left(\frac{1}{2\Delta t}\right)$$
$$= \frac{1}{2(0.74 - 0.27)}$$

~ 1 Hz

LMC6582/4 as a Comparator




FIGURE 20. Comparator with Hysteresis

Figure 20 shows the application of the LMC6582/4 as a comparator. The hysteresis is determined by the ratio of the two resistors. Since the supply current of the LMC6582/4 is less than 1 mA per amplifier, it can be used as a low power comparator, in applications where the quiescent current is an important parameter.

Typical propagation delays @ V_S = 3V would be on the order of t_{PHL} = 6 µs, and t_{PLH} = 5 µs.

Filters




FIGURE 21. Wide-Band Band-Pass Filter

The filter shown in *Figure 21* is used to process "voice-band" signals. The bandpass filter has a flatband gain of 40 dB. The two corner frequencies, f_1 and f_2 , are calculated as:

$$f_1 = \frac{1}{2 \pi R_1 C_1} = \frac{1}{2 \pi (10 \text{ k}\Omega) (79 \text{ nF})} = 200 \text{ Hz}$$

$$f_2 = \frac{1}{2 \pi R_2 C_2} = \frac{1}{2 \pi (1 \text{ M}\Omega) (40 \text{ pF})} = 4 \text{ kHz}$$

The LMC6582/4, with its rail-to-rail input common mode voltage range and high gain (120 dB typical, R_L = 10 kΩ) is extremely well suited for such filter applications. The rail-to-rail input range allows for large input signals to be processed without distortion. The high gain means that the circuit can provide filtering and gain in one stage, instead of the typical two stage filter. This implies a reduction in cost, and a savings of space and power.

This is an illustration of a conceptual use of the LMC6582/4. The selectivity of the filter can be improved by increasing the order (number of poles) of the design.

Sample-and-Hold Circuits





FIGURE 22. Sample-and-Hold Application

When the "switch" is closed during the sample interval, C_{HOLD} charges up to the value of the input signal. When the "switch" is open, C_{HOLD} retains this value as it is buffered by the high input impedance of the LMC6582/4.

Errors in the "hold" voltage are caused by the input current of the amplifier, the leakage current of the CD4066, and the leakage current of the capacitor. While an input current of 80 fA minimizes the accumulation rate for error in the circuit, the LMC6582/4's CMRR of 82 dB allows excellent accuracy throughout the amplifier's rail-to-rail dynamic capture range.



15






FIGURE 24. Circuit used to Sense Discharging

The LMC6582/4 has been optimized for performance at 3V, and also has guaranteed specs at 1.8V and 2.2V. In portable applications, the R_{Load} represents the laptop/notebook, or any other computer which the battery is powering. A desired output voltage can be achieved by manipulating the ratios of the feedback resistors. During the charging cycle, the current flows out of the battery as shown. While during discharge, the current is in the reverse direction. Since the current can range from a few milliamperes to amperes, the amplifier will have to sense a signal below ground during the discharge cycle. At 3V, the LMC6582/4 can accept a signal up to 300 mV below ground. The common-mode voltage range of the LMC6582/4, which extends beyond both rails is thus a very useful feature in this application.

A typical offset voltage of 0.5 mV, and CMRR of 82 dB maintain accuracy in the circuit outputs while the rail-to-rail output performance allows for a maximum signal range.





18

	Note	S	
EVICES OR SYSTEMS	ARE NOT AUTHORIZED FOR U WITHOUT THE EXPRESS WRITT PORATION. As used herein:		
systems which, (a) are into the body, or (b) whose failure to perfo accordance with instruct	or systems are devices or intended for surgical implant support or sustain life, and orm when properly used in ctions for use provided in the hably expected to result in a user.	 A critical component is any support device or system wh can be reasonably expected the life support device or sy safety or effectiveness. 	ose failure to perform to cause the failure of
labeling, can be reasor significant injury to the			