

HA5340/883

High Speed, Low Distortion, Precision Monolithic Sample and Hold Amplifier

June 1994

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Fast Acquisition Time (0.01%)900ns
- $(V_{IN} = 200 \text{kHz}, \text{Fs} = 450 \text{kHz}, 5V_{P-P})$
- Bandwidth Minimally Affected By External C_H
- Fully Differential Analog Inputs
- Built-in 135pF Hold Capacitor
- Pin Compatible with HA-5320

Applications


- High Bandwidth Precision Data Acquisition Systems
- Inertial Navigation and Guidance Systems
- Ultrasonics
- SONAR
- RADAR

Description

The HA-5340/883 combines the advantages of two sample/hold architectures to create a new generation of monolithic sample/ hold. High amplitude, high frequency signals can be sampled with very low distortion being introduced. The combination of exceptionally fast acquisition time and specified/characterized hold mode distortion is an industry first. Additionally, the AC performance is only minimally affected by additional hold capacitance.

To achieve this level of performance, the benefits of an integrating output stage have been combined with the advantages of a buffered hold capacitor. To the user this translates to a front-end stage that has high bandwidth due to charging only a small capacitive load and an output stage with constant pedestal error which can be nulled out using the offset adjust pins. Since the performance penalty for additional hold capacitance is low, the designer can further minimize pedestal error and droop rate without sacrificing speed.

Low distortion, fast acquisition, and low droop rate are the result, making the HA-5340/883 the obvious choice for high speed, high accuracy sampling systems.



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999

Absolute Maximum Ratings

Thermal Information

Voltage Between V+ and V- Terminals	Tł
Differential Input Voltage 24V	
Digital Input Voltage (S/H Pin)+8V, -6V	
Output Current, Continuous±20mA	Pa
Storage Temperature Range	
Junction Temperature	
Lead Temperature (Soldering 10s)+300°C	Pa
ESD Classification	

Thermal Resistance	θ_{JA}	θ_{JC}
CerDIP Package	68°C/W	17ºC/W
Ceramic LCC Package	68°C/W	18ºC/W
Package Power Dissipation at +75°C		
CerDip Package		1.5W
Ceramic LCC Package		1.5W
Package Power Dissipation Derating Fact	or Above +7	5°C
CerDip Package		15mW/ ^o C
Ceramic LCC Package		15mW/ºC

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Temperature Range	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
Operating Supply Voltage (±V _S)	±15V
Analog Input Voltage	±10V

Logic Level Low (V _{IL})	.0V to 0.8V
Logic Level High (V _{IH}) 2	.0V to 5.0V

TABLE 1. DC ELECTICAL PERFORMANCE CHARACTERISTICS

Device Tested at: $V_{+} = +15V$; $V_{-} = -15V$; $V_{IL} = 0.8V$ (Sample); $V_{IH} = 2.0V$ (Hold); $C_{H} = Internal = 135pF$; Signal GND = Supply GND, Unless Otherwise Specified.

			GROUP A		LIN	LIMITS	
PARAMETERS	SYMBOL	CONDITIONS	SUBGROUP	TEMPERATURE	MIN	MAX	
Input Offset Voltage	V _{IO}		1	+25°C	-1.5	1.5	mV
			2, 3	+125°C, -55°C	-3	3	mV
Input Bias Current	+I _B		1	+25°C	-350	350	nA
			2, 3	+125°C, -55°C	-350	350	nA
	-I _B		1	+25°C	-350	350	nA
			2, 3	+125°C, -55°C	-350	350	nA
Input Offset Current	I _{IO}		1	+25°C	-350	350	nA
			2, 3	+125°C, -55°C	-350	350	nA
Open Loop Voltage Gain	+A _{VS}	$R_L = 2k\Omega, C_L = 60pF,$	1	+25°C	110	-	dB
	V _{OUT} = +10V	2, 3	+125°C, -55°C	100	-	dB	
	$\begin{array}{l} -A_{VS} & R_{L} = 2k\Omega, C_{L} = 60 pF, \\ V_{OUT} = -10 V \end{array}$	1	+25°C	110	-	dB	
		V _{OUT} = -10V	2, 3	+125°C, -55°C	100	-	dB
Common Mode	+CMRR		1	+25°C	72	-	dB
Rejection Ratio	V _{OUT} = -10V, V _{S/H} = -9.2V	2, 3	+125°C, -55°C	72	-	dB	
	-CMRR V+ = 25V, V- = -5V, V _{OUT} = +10V, V _{\overline{S}/H} = 10.8V	1	+25°C	72	-	dB	
		2, 3	+125°C, -55°C	72	-	dB	
Output Current	+I _O	V _{OUT} = +10V	1	+25°C	10	-	mA
			2, 3	+125°C, -55°C	10	-	mA
	-I _O	V _{OUT} = -10V	1	+25°C	-10	-	mA
			2, 3	+125°C, -55°C	-10	-	mA
Output Voltage Swing	+V _{OP}	$R_L = 2k\Omega, C_L = 60pF$	1	+25°C	10	-	V
			2, 3	+125°C, -55°C	10	-	V
	-V _{OP}	$R_L = 2k\Omega, C_L = 60pF$	1	+25°C	-	-10	V
			2, 3	+125°C, -55°C	-	-10	V

CAUTION: These devices are sensitive to electronic discharge. Proper IC handling procedures should be followed.

TABLE 1. DC ELECTICAL PERFORMANCE CHARACTERISTICS (Continued)

Device Tested at: V+ = +15V; V- = -15V; V_{IL} = 0.8V (Sample); V_{IH} = 2.0V (Hold); C_H = Internal = 135pF; Signal GND = Supply GND, Unless Otherwise Specified.

			GROUP A		LIN	LIMITS	
PARAMETERS	SYMBOL	CONDITIONS	SUBGROUP	TEMPERATURE	MIN	MAX	UNITS
Power Supply Current	+I _{CC}	V _{OUT} = 0V, I _{OUT} = 0mA	1	+25°C	-	25	mA
			2, 3	+125°C, -55°C	-	25	mA
	-I _{CC}	V _{OUT} = 0V, I _{OUT} = 0mA	1	+25°C	-25	-	mA
			2, 3	+125°C, -55°C	-25	-	mA
Power Supply Rejection	+PSRR	V+ = 13.5V, 16.5V	1	+25°C	75	-	dB
Ratio		V- = -15V, -15V	2, 3	+125°C, -55°C	75	-	dB
	-PSRR V+ = +15V, +15V, V- = -13.5V, -16.5V	1	+25°C	75	-	dB	
		V- = -13.5V, -16.5V	2, 3	+125°C, -55°C	75	-	dB
Digital Input Current	I _{INL}	I _{INL} V _{IN} = 0V	1	+25°C	-	40	μΑ
			2, 3	+125°C, -55°C	-	40	μΑ
	I _{INH} V _{IN} = 5V	V _{IN} = 5V	1	+25°C	-	40	μΑ
			2, 3	+125°C, -55°C	-	40	μΑ
Digital Input Voltage	V _{IL}		1	+25°C	-	0.8	V
			2, 3	+125°C, -55°C	-	0.8	V
	V _{IH}		1	+25°C	2.0	-	V
			2, 3	+125°C, -55°C	2.0	-	V
Output Voltage Droop Rate	V _D	V _{OUT} = 0V	2	+125°C	-	95	μV/μs

TABLE 2. AC ELECTICAL PERFORMANCE CHARACTERISTICS

Device Tested at: V+ = +15V; V- = -15V; V_{IL} = 0.8V (Sample); V_{IH} = 2.0V (Hold); C_H = Internal = 135pF; - Input Tied to Output, Signal GND = Supply GND, Unless Otherwise Specified.

			GROUP A		LIMITS		LIMITS		
PARAMETERS	SYMBOL	CONDITIONS	SUBGROUP	TEMPERATURE	MIN	MAX	UNITS		
Hold Step Error	V _{ERROR}	$\label{eq:VIL} \begin{array}{l} V_{IL} = 0V, \ V_{IH} = 4.0V, \\ t_{RISE}(V_{S/H}) = 15ns \end{array}$	4	+25°C	-50	50	mV		
Rise Time & Fall Time	T _R	$C_L=60pF, R_L=2k\Omega, A_V=+1,$	4	+25°C	-	50	ns		
		V _{OUT} = 0V to +200mV Step 10%, 90%pts	5, 6	+125°C, -55°C	-	50	ns		
	T _F	$C_L = 60pF, R_L = 2k\Omega,$ $A_V = +1, V_{OUT} = 0V to$ -200mV Step 10%, 90%pts	4	+25°C	-	50	ns		
Overshoot	+OS	+OS $C_L = 60pF, R_L = 2k\Omega,$ $A_V = +1, V_{OUT} = 0V to$ +200mV Step	4	+25°C	-	60	%		
			5, 6	+125°C, -55°C	-	60	%		
	-OS	S $C_L = 60pF, R_L = 2k\Omega,$ $A_V = +1, V_{OUT} = 0V$ to -200mV Step	4	+25°C	-	60	%		
			5, 6	+125°C, -55°C	-	60	%		
Slew Rate	+SR	$C_L = 60 pF, R_L = 2k\Omega,$	4	+25°C	40	-	V/µs		
	$A_{V} = +1, V_{OUT} = 0V \text{ to } +10V$ Step, 25%, 75% pts -SR $C_{L} = 60\text{pF}, R_{L} = 2k\Omega,$ $A_{V} = +1, V_{OUT} = 0V \text{ to } -10V$ Step, 25%, 75% pts	5, 6	+125°C, -55°C	40	-	V/µs			
			4	+25°C	40	-	V/µs		
			5, 6	+125°C, -55°C	40	-	V/µs		

CAUTION: These devices are sensitive to electronic discharge. Proper IC handling procedures should be followed.

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	МАХ	UNITS
Hold Mode Feedthrough	V _{HMF}	V _{IN} = 20V _{P-P} , 200kHz	1	+25°C	-	-70	dB
Sample Mode Noise Voltage	E _{n(SAMPLE)}	DC to 10MHz, V _{S/H} = 0V, R _{LOAD} = 2K	1	+25°C	-	335	μV _{RMS}
Hold Mode Noise Voltage	E _{n(HOLD)}	DC to 10MHz, V _{S/H} = 5V, R _{LOAD} = 2K	1	+25°C	-	100	μV _{RMS}
Input Capacitance	C _{IN}	$V_{S/H} = 0V$	1	+25°C	-	5	pF
Input Resistance	R _{IN}	$V_{S/H} = 0V$, Delta $V_{IN} = 20V$	1	+25°C	1	-	MΩ
0.1% Acquisition Time	T _{ACQ} 0.1%	$C_L = 60pF, R_L = 2K, V_{OUT} = 0V$ to 10V Step	1	+25°C	-	600	ns
Total Harmonic Distortion Hold Mode	THD _{200K(HOLD)}	F _S = 450kHz, V _{IN} = 20V _{P-P} , 200kHz	1	+25°C	-	-50	dBc
	THD _{500K(HOLD)}	F _S = 450kHz, V _{IN} = 5V _{P-P} , 500kHz	1	+25°C	-	-47	dBc
Total Harmonic Distortion Sample Mode	THD _{200K(SAMPLE)}	V _{IN} = 20V _{P-P} , 200kHz	1	+25°C	-	-60	dBc
	THD _{500K(SAMPLE)}	V _{IN} = 5V _{P-P} , 500kHz	1	+25°C	-	-49	dBc

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTE:

1. The parameters listed in this table are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

TABLE 4. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLES 1 AND 2)
Interim Electrical Parameters (Pre Burn-In)	-
Final Electrical Test Parameters	1(Note 1), 2, 3, 4, 5, 6
Group A Test Requirements	1, 2, 3, 4, 5, 6
Groups C and D Endpoints	1

NOTE:

1. PDA applies to Subgroup 1 only. No other subgroups are included in PDA.

Die Characteristics

DIE DIMENSIONS:

84 x 139 x 19mils

METALLIZATION:

Type: Al, 1% Cu Thickness: $16k\dot{A} \pm 2k\dot{A}$

GLASSIVATION:

Type: Nitride (Si_3N_4) over Silox $(SiO_2, 5\%$ Phos) Silox Thickness: $12k\dot{A} \pm 2.0k\dot{A}$ Nitride Thickness: $3.5k\dot{A} \pm 1.5k\dot{A}$


DIE ATTACH:


Material: Gold Silicon Eutectic Alloy Temperature:Ceramic DIP - 460°C (Max) Ceramic LCC - 420°C (Max)

WORST CASE CURRENT DENSITY:


5.33 x 10⁴ A/cm²

Metallization Mask Layout





- 1. $R_1 = 100 k\Omega$, 5%, 1/4 W or 1/2 W (per socket).
- 2. $C_1,\,C_2$ = 0.01 μF minimum per socket or 0.1 μF minimum per row.
- 3. D_1 , $D_2 = 1N4002$ or equivalent (per board).



Downloaded from Elcodis.com electronic components distributor

Max

Dimensions are in inches.

NOTE: All Dimensions are



DESIGN INFORMATION

August 1999

High Speed, Low Distortion, Precision Monolithic Sample and Hold Amplifier

HA5340

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Applying the HA-5340

The HA-5340 has the uncommitted differential inputs of an op amp, allowing the Sample and Hold function to be combined with many conventional op amp circuits. See the Intersil Application Note 517 for a collection of circuit ideas.

Layout

A printed circuit board with ground plane is recommended for best performance. Bypass capacitors (0.01 to 0.1μ F, ceramic) should be provided from each power supply terminal to the Supply Ground terminal on pin 13.

The ideal ground connections are pin 6 (SIG. Ground) directly to the system Signal Ground, and pin 13 (Supply Ground) directly to the system Supply Common.

Hold Capacitor

The HA-5340 includes a 135pF MOS hold capacitor, sufficient for most high speed applications (the Electrical Specifications section is based on this internal capacitor).

Additional capacitance may be added between pins 7 and 11. This external hold capacitance will reduce droop rate at the expense of acquisition time, and provide other trade-offs as shown in the Performance Curves.

The hold capacitor CH should have high insulation resistance and low dielectric absorption, to minimize droop errors. Teflon®, polystyrene and polypropylene dielectric capacitor types offer good performance over the specified operating temperature range.


The hold capacitor terminal (pin 11) remains at virtual ground potential. Any PC connection to this terminal should be kept short and "guarded" by the ground plane, since nearby signal lines or power supply voltages will introduce errors due to drift current.

®Teflon is a registered Trademark of Dupont Corporation.

Applications


Figure 1 shows the HA-5340 connected as a unity gain noninverting amplifier – its most widely used configuration. As an input device for a fast successive – approximation A/D converter, it offers very high throughput rate for a monolithic IC sample/hold amplifier. Also, the HA-5340's hold step error is adjustable to zero using the Offset Adjust potentiometer, to deliver a 12-bit accurate output from the converter.

The HA-5340 output circuit does not include short circuit protection, and consequently its output impedance remains low at high frequencies. Thus, the step changes in load current which occur during an A/D conversion are absorbed at the S/H output with minimum voltage error. A momentary short circuit to ground is permissible, but the output is not designed to tolerate a short of indefinite duration.




The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.


Test Circuits



The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.




TACQ vs. ADDITIONAL CH





DROOP RATE vs. HOLD CAPACITOR SIZE

ACQUISITION TIME (0.01%) vs. HOLD CAPACITANCE



2300 2100 1900 1700 1500 1300 1100 900 700 õ 400 800 1200 1600 2000 2400 EXTERNAL HOLD CAPACITANCE (pF)





Spec Number 511117-883

78

10

9

11 12 13 14 15 16 17 18 19 20


TRISE (ns)

0

56

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Performance Curves (Continued) $V_S = \pm 15V$, $T_A = +25^{\circ}C$, Unless Otherwise Specified.



The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Typical Performance Characteristics

PARAMETER	CONDITIONS	TEMPERATURE	TYP	UNITS
Input Voltage Range		Full	±10	V
Offset Voltage Drift		Full	30	μV/C
Gain Bandwidth Product (ChExt = 0pF)	Av = +1, V_0 = 200mVpp, R_L = 2K, C_L = 60pF	+25°C	10	MHz
Gain Bandwidth Product (ChExt = 100pF)	Av = +1, V_0 = 200mVpp, R_L = 2K, C_L = 60pF	+25°C	9.6	MHz
Gain Bandwidth Product (ChExt = 1000pF)	Av = +1, V_0 = 200mVpp, R_L = 2K, C_L = 60pF	+25°C	6.7	MHz
Full Power Bandwidth	$V_O = 20Vpp$, $R_L = 2K$, $C_L = 60pF$, Slew Rate Limited	+25°C	900	KHz
Output Resistance (Hold Mode)		+25°C	0.05	Ω
0.1% Acquisition Time	$V_0 = 10V$ Step, $R_L = 2K$, $C_L = 60pF$	+25°C	430	ns
0.01% Acquisition Time	$V_O = 10V$ Step, $R_L = 2K$, $C_L = 60pF$	+25°C	700	ns
Effective Aperture Delay Time		+25°C	-15	ns
Aperture Uncertainty		+25°C	0.2	ns
1mV Hold Mode Settling Time		+25°C	200	ns

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com