EL4083

December 1995, Rev. B

FN7157

Current Mode Four Quadrant Multiplier

élantec.

intersil

The EL4083 makes use of an Elantec fully complimentary oxide isolated bipolar process to produce a patent

OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

pending current in, current out four quadrant multiplier. Input and output signal summing and direct interface to other current mode devices can be accomplished by simple connection to reduce component count and preserve bandwidth. The selection of an appropriate series resistor value allows an input to accept a voltage signal of any size and optimize dynamic range. The differential outputs offer significant performance improvements which greatly extend the usable gain control range at high frequencies. The bias current is programmable to accommodate the voltage and power dissipation constraints of the package and available systems supplies.


The devices can implement all the classic four quadrant multiplier applications and are uniquely well suited to gain control and signal summing of broadband signals.

Ordering Information

PART NUMBER	TEMP. RANGE	PACKAGE	PKG. NO.
EL4083CN	-40°C to +85°C	8-Pin PDIP	MDP0031
EL4083CS	-40°C to +85°C	8-Pin SO	MDP0027

Pinout





Manufactured under U.S. Patent No. 5,389,840

Features

- Novel current mode design
 - Virtual ground current summing inputs
 - Differential ground referenced current outputs
- High speed (both inputs)
 - 200MHz bandwidth
 - 12ns 1% settling time
- Low distortion
 - THD < 0.03% @ 1MHz
 - THD < 0.1% @ 10MHz
- Low noise ($R_L = 50\Omega$)
 - 100dB dynamic range
 - 10Hz to 20kHz
 - 73dB dynamic range
 - 10Hz to 10MHz
- Wide supply conditions
 - ±5 to ±15V operation
 - Programmable bias current
- 0.2dB gain tolerance to 25MHz

Features

- · Four quadrant multiplication
- Gain control
- · Controlled signal summing and multiplexing
- HDTV video fading and switching
- Mixing/modulating/demodulating (phase detection)
- Frequency doubling
- Division
- Squaring
- Square rooting
- · RMS and power measurement
- · Vector addition-RMS summing
- CRT focus and geometry correction
- Polynomial function generation
- AGC circuits

Absolute Maximum Ratings (T_A = 25 °C)

٧s	Voltage between V _S + and V _S +33V	PD
IZ(BIAS)	Z, Bias Current+2.4mA	Τ _A
Ix í	X Input Current	ТJ
lγ	Y Input Current	T _{ST}

$\label{eq:transformation} Electrical Specifications \quad \ T_A = 25^{\circ}C, \ V_S = \pm 5, \ I_Z = 1.6 mA \ \text{unless otherwise specified}.$

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
POWER SUPPLIES					
Operating Supply Voltage Range		±4.5		±16.5	V
Icc	$V_{S} = \pm 15V, I_{Z} = 0.2mA$	7.2	8.5	9.5	mA
Icc	$V_{S} = \pm 5V, I_{Z} = 1.6mA$	42.0	44.0	45	mA
I _{EE}	$V_{S} = \pm 15V, I_{Z} = 0.2mA$	9.5	10.0	12	mA
I _{EE}	$V_{S} = \pm 5V, I_{Z} = 1.6mA$	45	47	48	mA
MULTIPLIER PERFORMANCE	-	I	J.	1	1
Transfer Function (Note 1)	$(I_{XY}-I\overline{XY}) = K(I_X \times I_Y)/I_Z$				
K Value		0.92	0.965	1.01	
Total Error (Note 2)	$-2mA < I_X, I_Y < 2mA$		±0.5	±2	%FS
vs. Temp	T _{MIN} to T _{MAX}		±1.5	±3	%FS
Linearity (Note 3)			0.25	0.5	%FS
Bandwidth (Note 4)	-3dB (Figure 2)	200	225		MHz
X Feedthrough DC to I_{XY} or $I\overline{XY}$ (Note 1)	$I_X = \pm 2mA$, $I_Y = 0$ (unnulled)		0.15	1.6	%FS
Y Feedthrough DC to I_{XY} or $I\overline{XY}$ (Note1)	$I_Y = \pm 2mA$, $I_X = 0$ (unnulled)		0.15	1.6	%FS
AC Feedthrough, X to I_{XY} or $I\overline{XY}$ (Note 5)	$I_X = 4mA_{PP}$, $I_Y = nulled$				
	f = 3.58MHz		-80		dB
	f = 100MHz		-28		dB
AC Feedthrough, X to $(I_{XY}-I\overline{XY})$ (Note 5)	$I_X = 4mA_{PP}$, $I_Y = nulled$, DC < f < 1 GHz		-50		dB
AC Feedthrough, Y to I_{XY} or $I\overline{XY}$ (Note 5)	$I_Y = 4mA_{PP}, I_X = nulled$				
	f = 3.58MHz		-64		dB
	f = 100MHz		-26		dB
AC Feedthrough, Y to $(I_{XY}-I\overline{XY})$ -(Note 5)	$I_Y = 4mA_{PP}$, $I_X = nulled$ DC < f < 1 GHz		-50		dB
INPUTS (I _X , I _Y)		L	1		4
Full Scale Range	FRS = $1.25 \times I_Z$ (Nominal)		±2		mA
Clipping Level	$C_L = 2 \times I_Z$	2.85	3.2		mA
Z _{IN} (I _X)		30	40	48	Ω
Z _{IN} (I _Y)		30	36	48	Ω
Input Offset Voltages	at Input Pins, I _Z = 1.6mA	-4		+4	mV
(V _{OSX} ,V _{OSY})	I _Z = 0.2mA	-12		+12	mV
Input Offset Currents (Note 1)	$R_{SX} = R_{SY} = 1K, V_X = V_Y = 0$		±10	±40	μA
IXOS, IYOS	T _{MIN} to T _{MAX}		±20		nA/°C
Nonlinearity					
IX	I _Y = 2mA, - 2mA < I _X < 2mA		0.1	0.6	%FS
Ιγ	I _X = 2mA, - 2mA < I _Y < 2mA		0.1	0.4	%FS

2 intersil

Electrical Specifications	$T_A = 25^{\circ}C$, $V_S = \pm 5$, $I_Z = 1.6$ mA unless otherwise specified.	(Continued)
---------------------------	--	-------------

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Distortion, I_X (to I_{XY} or $I\overline{XY}$)	I _Y = 2mA, - 2mA < I _X < 2mA				
	f = 3.58MHz		-55		dB
	f = 100MHz		-25		dB
Distortion, I_Y (to I_{XY} or $I\overline{XY}$)	I _X = 2mA, - 2mA < Iy < 2mA				
	f = 3.58MHz		-56		dB
	f = 100MHz		-26		dB
Distortion, I_X (to (I_{XY} - $I\overline{XY}$)	I _Y = 2mA, -2mA < I _X < 2mA				
	f = 3.58MHz		-66		dB
	f = 100MHz		-35		dB
Distortion, I_Y (to (I_{XY} - $I\overline{XY}$)	I _X = 2mA, -2mA < I _Y < 2mA				
	f = 3.58MHz		-66		dB
	f = 100MHz		-34		dB
Diff Gain	@ 3.58MHz				
IX	I _Z = 0.2mA, I _Y = 0.25mA		0.2		%
Ι _Υ	I _Z = 0.2mA, I _X = 0.25mA		0.17		%
IX	I _Z = 1.6mA, I _Y = 2mA		0.1		%
lγ	I _Z = 1.6mA, I _X = 2mA		0.05		%
Diff Phase	@ 3.58MHz				
IX	$I_Z = 0.2mA$, $I_Y = 0.25mA$		0.5		deg °
lγ	$I_Z = 0.2mA, I_X = 0.25mA$		0.5		deg °
I _X	I _Z = 1.6mA, I _Y = 2mA		0.05		deg °
lγ	I _Z = 1.6mA, I _X = 2mA		0.05		deg °
OUTPUTS (I _{XY} , I _{YX})	<u> </u>	I	1		-
Output I _{OS} (Note 1)	$I_X = I_Y = 0$		-15	±120	μA
Diff Output I _{OS} (Note 1)	$I_X = I_Y = 0, (I_{XY} - I\overline{XY})$		±0.1	±80	μA
Voltage Compliance		±1.5	±2.0		V
Max Output Current Swing		±2.85	±3.2		mA
Noise Spectral Density					
10Hz < f < 10MHz	$R_L = 50\Omega$		125		pA/√Hz
I _Z (BIAS)		1	1		1
Current Range	Tested	0.2		1.6	mA
Input Voltage	I _Z = 0.2mA			±25	mV
Input Voltage	I _Z = 1.6mA			±25	mV

NOTES:

1. Specifications are provisional for the EL4083.

2. Error is defined as the maximum deviation from the ideal transfer function expressed as a percentage of the full scale output.

3. Linearity is defined as the error remaining after compensating for scale factor (gain) variation and input and output referred offset errors.


4. Bandwidth is guaranteed using the squaring mode test circuit of Figure 4.

3

5. Relative to full scale output with full scale sinewave on signal input and zero port input nulled. Specification represents feedthrough of the fundamental.


intersil

EL4083 Block Diagram






AC Test Fixture





Burn-In Circuit



T_{jmax} = 150°C

50 75

1.2 mA


1.4 mA


1.6 mA

100

 $\Theta_{jA} = 175^{\circ}/W$


Typical Performance Curves





<u>intersi</u>

Typical Performance Curves (Continued)






FIGURE 9. OPTIONAL EXTERNAL TRIM NETWORKS




FIGURE 10. V_{ZIN} VS I_Z (TYPICAL)




FIGURE 11. (I_{ZIN} BANDWIDTH VS I_Z

General Operating Information

Iz Input (Bias, Divisor) and Power Supplies

The I_Z pin is a low impedance (< 20Ω) virtual ground current input. It can accept positive current from a resistor connected to a positive voltage source or the positive supply. The instantaneous bias for the multiplier gain core is proportional to this current value. Negative applied current will put the multiplier portion of the circuit in a zero bias state and the voltage at the pin will be clamped at a diode drop below ground. The part will respond in a similar manner to currents from a current source such as the output of a transconductance amplifier or one of its own outputs. The overall transfer equation for the EL4083 is:

$$K(I_X \times I_Y)/I_Z = (I_{XY} - I_{XY}), K \sim 1$$

As can be seen from the equation, the Z input can serve as a divisor input. However, it is different from the other two inputs in that the value of its current determines the supply current of the part and the bandwidth and compliance range of the outputs and other two inputs. Table 1 gives the equations describing these and other important relationships. These dependencies can complicate and/or limit the usefulness of this pin as a computational input. The I_Z dependence of the impedance of the multiplying inputs

can be particularly troublesome. See the I_Z divider and the RMS#2 circuit sections of the application note for some ways of dealing with this.

The primary intended use for the Z input is as a programming pin similar in function to those on programmable op amps. This enables one to trade off power consumption against bandwidth and settling time and allow the part to function within its power dissipation rating over its full operational supply range (±4.5V - ±16.5V). The E4083 has been designed to function well for I₇ values in the range of 200 μ A < I₇ < 1.6mA which corresponds to I_X and I_Y signal bandwidths of about 50MHz to over 200MHz. Higher values of I₇ may cause problems at temperature extremes while lower values down to zero will progressively degrade the input referred D.C. offsets and reduce speed. Below about 50µA of bias current the internal servo amplifier loop which maintains the I₇ pin at ground will lose regulation and the voltage at the pin will start to move negative (see Figure 10). This is accompanied by a significant increase in input impedance of the pin. Figure 11 shows the A.C. bandwidth of the I₇ input as a function of the D.C. value of I₇. Figures 6 and 7 show the bandwidth and 1% settling time of the multiplying inputs, I_X and I_Y , as functions of I_Z .

Positive Supply Current	$I_{S} + = 3.4 \text{mA} + I_{Z} \times 26$	
Negative Supply Current	$I_{S^{-}} = 4.5 \text{mA} + I_Z \times 27$	
Power Dissipation (See Figures 4 and 5)	$PWR = (+V_S - (-V_S)) \times (4mA + I_Z \times 26.5)$	
Multiplying Input(s) Impedance	$R_{ZX} = R_{ZY} = (32\Omega) \times 1.6mA/I_{Z}$	
Multiplying Input(s) Clip Point	$I_X (clip) = I_Y (clip) = I_Z \times 2$	
Multiplying Input(s) Full Scale Value	I_X (fs) = I_Y (fs)= $I_Z \times 1.25$ (nominal)	
Multiplying Input Resistor Values	$R_X = V_X (peak)/I_X (fs)$	
(In Terms of Peak Input Signal)	$R_{Y} = V_{Y} (peak)/I_{Y} (fs)$	
Full Scale Output (Single Ended)	$I_{XY} = I_{\overline{XY}} = I_X (fs) \times I_Y (fs)/(I_Z \times 2)$	
Full Scale Output (Differential)	$(I_{XY} - I_{\overline{XY}}) = I_X (fs) \times I_Y (fs)/I_Z$	
I _Z (Bias) Input Voltage vs I _Z	(See Figure 10)	
I _Z Signal Bandwidth vs I _Z	(See Figure 11)	
I_X , I_Y Signal Bandwidth vs I_Z	(See Figure 6)	
I _X , I _Y 1% Settling Time vs I _Z	(See Figure 7)	

TABLE 1. BASIC DESIGN EQUATIONS AND RELATIONSHIPS

IX and IY (Multiplier) Inputs and Offset Trimming

The I_X and I_Y pins are low impedance (I_Z dependent) virtual ground current inputs that accept bipolar signals. The input referred clip value is equal to $I_Z \times 2$ while the full scale value has been chosen to be $1.25 \times I_Z$ to maintain excellent distortion and linearity performance. Operating at higher full scale values will degrade these two parameters and, to some extent, bandwidth while improving the signal to noise performance, feedthrough and control range.

The EL4083 is fundamentally different from conventional voltage mode multipliers in that the available input range can be tailored to accommodate voltage sources of almost any size by selecting appropriate input series resistor values. If desired, one can interface with voltages that are much greater than the supplies from which the part is powered. Current source signals can be connected directly to the multiplier inputs. The parts' dynamic range can also be tailored to a large extent for a current signal by the appropriate selection of I_Z. These inputs act in the same manner as a virtual ground input of an operational amplifier and thus can serve as a summing node for any number of voltage and/or current signals. Outputs of components such as current output DACs, transconductance amplifiers and current conveyors can be directly connected to the inputs.

Ideally, a multiplier should give zero output if either one of its multiplying inputs is zero. A nonzero output under these conditions is caused by a combination of input and output referred offsets. An output referred offset can be thought of as a fixed value added to the output and thus only affects D.C. accuracy. An input referred offset at a multiplying input allows signal to feedthrough from the other multiplying input to the output(s). The EL4083 is trimmed during testing at Elantec for X and Y input referred offset for $I_Z = 1.6$ mA. The internal trim networks provide a current to each input which nulls the feedthrough caused by internal device mismatches. These current values are ratioed to the value of I₇ so that the input referred nulls are largely maintained at different values of I7. However, there will be some mistracking in the trim networks so that the input referred null point will deviate away from zero at values of I₇ lower than 1.6mA. Figure 9 shows optional external input and output referred offset trim networks which can be used as needed to improve performance.

As mentioned, the output referred offset only affects D.C. accuracy which may not be an issue in A.C. applications. In

8

gain control applications one may only need to null feedthrough with respect to the gain control input.

In gain control (VCA) applications the X input should be used as the control input and the signal applied to the Y input since it has slightly higher bandwidth and better linearity and distortion performance.

Current Outputs (I_{XY} , $I_{\overline{XY}}$), Feedthrough and Distortion

Another unique feature of the EL4083 is the differential ground referenced current output structure. These outputs can drive 50Ω terminated lines and reactive loads such as transformers, baluns, and LC tank and filter circuits directly (See EL2082 Data Sheet_Receiver IF Amplifier (Figure 19). The EL2082 also has a current output.). Unlike low impedance follower buffers, these outputs do not interact with the load to produce ringing or instability. If a high level low impedance output is required, the outputs can be recovered differentially and converted to a single ended output with a fast op amp such as the EL2075 (see Figure 19). The outputs can also drive current input devices such as CMF amps, current conveyors and its own inputs directly by simple connection.

Figures 12 and 14 show the nulled gain and feedthrough characteristics of the I_{XY} and $I_{\overline{XY}}$ outputs which are virtually identical and differ only in phase. Figure 12 is with the A.C. signal applied to the X input with Y used as the gain control and in Figure 14 these signals are reversed. Note that in both cases the signal feedthrough rolls up and peaks near the cutoff frequency. This is quite typical of the performance of all previous four quadrant multipliers. Figures 13 and 15 show the corresponding gain/feedthrough characteristics for the differentially recovered output signal I_{XY} - $I_{\overline{XY}}$. Note that in this case the peak feedthrough at high frequencies is lower by more than 40dB (See EL2082 Data Sheet - Receiver IF Amplifier [Figure 19]. The EL2082 also has a current output).

General Operating Information

Figures 16 and 17 show the total harmonic distortion for the single-ended and differential recovered outputs for a full scale A.C. input signal on one input and a full scale D.C. control signal on the other. Note that above about one megahertz to the cutoff frequency the THD of the differentially recovered signal is as much as 10dB lower than the single-ended signals.




FIGURE 12. NULLED I_{XY} AND $I_{\overline{XY}}$ FREQUENCY RESPONSE (SIGNAL ON X_{IN}, GAIN CONTROLLED BY Y_{IN})




FIGURE 14. NULLED I_{XY} AND I_{XY} FREQUENCY RESPONSE (SIGNAL ON Y_{IN}, GAIN CONTROLLED BY X_{IN})




FIGURE 16. FULL LEVEL X_{IN} THD VS FREQUENCY




FIGURE 13. NULLED $(I_{XY}-I_{\overline{XY}})$ FREQUENCY RESPONSE (SIGNAL ON X_{IN}, GAIN CONTROLLED BY Y_{IN})




FIGURE 15. NULLED (I_{XY} - $I_{\overline{XY}}$) FREQUENCY RESPONSE (SIGNAL ON Y_{IN}, GAIN CONTROLLED BY X_{IN})




FIGURE 17. FULL LEVEL Y_{IN} THD VS FREQUENCY

Applications

Basic Product Functions

Figures 18 and 19 are the basic schematics for many of the applications of the EL4083. These can perform signal mixing, frequency doubling, modulation, demodulation, gain control/voltage-controlled amplification, multiplication and squaring. Figure 18 has resistively terminated differential outputs and has the widest bandwidth. The figure also shows the option of using the EL2260 dual CMF amplifier to recover the outputs differentially at very low impedance.


This has a maximum 3dB bandwidth of 130MHz and settles to 1% in 25ns. Figure 19 uses an EL2075 at the outputs as a differential to single ended converter with gain to take advantage of the performance enhancements of the differentially recovered output mentioned above and to provide a high level low impedance drive. The -3dB bandwidth of this circuit is over 150MHz using good layout techniques. However, to achieve this bandwidth one must

restrict the output swing to little more than 1VPP to avoid running into the 500V/µs minimum slew rate of the EL2075. Table 2 shows the input signal assignments for the applications listed above.

TABLE 2. INPUT SIGNAL ASSIGNMENTS
FOR FIGURES 18 AND 19 CIRCUITS

APPLICATION	٧ _X	VY	
Mixer	Signal 1	Signal 2	
Frequency Doubler	Signal	Signal	
Modulator	Modulating Signal	Carrier	
Demodulator	Local Oscillator	Modulated Signal	
Gain Control/VCA	Gain Control	Signal	
Multiplier	Signal 1	Signal 2	
Squarer	Signal	Signal	

*X means not connected if function is not used.



*2. Optimum value of RF determined by supplies and amount or tolerable peaking (-3dB BW ~ 90MHz @ V_S = ±5V, BW ~ 150MHz @ ±15V)

FIGURE 18. BASIC SCHEMATIC (DUAL DIFF OUTS)

10

 $I_Z = V_{CC}/R_Z$




FIGURE 19. BASIC SCHEMATIC (SINGLE ENDED CONVERTED)-(150MHZ VCA)

Other Applications

Elantec has also published an applications note covering other applications of the EL4083. These include dividers, squaring and square rooting circuits, several RMS and power measurement circuits, and a wideband AGC circuit. Also presented are two polynomial computation examples for video and some HDTV quality fader and summing circuits. The EL4083 has been found flexible enough to easily implement all of the classic four quadrant multiplier applications and also offer interesting new applications possibilities.

EL4083 Macromodel

This macromodel is compatible with PSPICE (copywritten by Microsim Corporation). It has been designed to work accurately for fixed values of I_Z (bias) in the range of 200µA to 1.6mA. The additional simulation burden imposed by including provision for a time varying I_Z was thought not worthwhile. The value of I_Z is specified to the model by the parameter NS. The relation between I_Z and NS is; I_Z = 200µA×NS. All other inputs can accept time varying signals.

The model will provide good transient and frequency response and settling time estimates as well as time domain switching results. Input and output impedance and overload responses are correctly modeled. The D.C. current drawn from supplies for a given value of I_Z is also correct.

Noise, PSRR and the temperature dependence of A.C. parameters such as frequency response and settling time

11

are not modeled. Linearity and distortion results from the model will be worse than the real part by about a factor of three and do not show the correct frequency dependence.

The macromodel is constructed from simple controlled sources, passive components and stripped transistor and diode models. As such it should be usable, perhaps with slight modification, on all but student or demonstration simulators where the model's size may be a problem.

EL4083 Macromodel (Continued)

FI21 VP+ VP- VFI21 500m FI22 0 N21 VFI22 1 FI23 N21 0 VFI23 1 FI24 N24 0 VFI24 2 FI25 N14 0 VFI25 2 FI26 N11 0 VFI26 1 FI27 0 N11 VFI27 1 FI28 VCC VEE VFI28 21 FI 29 N28 ZB1 VFI29 1 FI5 N33 0 VFI5 1 FI6 0 N33 VFI6 1 FI7 N35 N34 VFI7 1 FI8 VN+ VEE VFI8 1 FI9 VCC VP+ VFI9 1 IIBGN 0 VEE 2.2m IIBGP VCC 0 2.46m IIISWB N32 VEE 629u **IIISWI SWIN VEE 555u** IIZSU N28 VEE 10u L1 N7 IXA 71n L2 XIN N7 4n L3 N16 IYA 71n L4 YIN N16 4n L5 N46 IYX 4n L6 N47 IXY 4n Q10 N10 VP+[VEE] M4MPNP1 2 Q10 N46 VN+ N36[VEE] M3MNPN1 2 Q11 N47 VN+ N37 [VEE] M3MNPN1 2 Q12 N46 VN- N37 [VEE] M3MNPN1 2 Q13 0 N34 N56 [VEE] M4MPNP1 400m Q14 0 N34 N57 [VEE] M4MPNP1 400m Q15 0 N35 N58 [VEE] M3MNPN1 400m Q16 0 N35 N59 [VEE] M3MNPN1 400m Q2 0 N10 VP- [VEE] M4MPNP1 2 Q3 0 N20 VN+ [VEE] M3MNPN1 2 Q4 0 N20 VN- [VEE] M3MNPN1 2 Q5 N46 VP- N39 [VEE] M4MPNP1 2 Q6 N47 VP+ N39 [VEE] M4MPNP1 2 Q7 N46 VP+ N38 [VEE] M4MPNP1 2 Q8 N47 VP- N38 [VEE] M4MPNP1 2 Q9 N47 VN- N36 [VEE] M3MNPN1 2 R1 N15 N7 60 TC=824u 7.67u R10 N16 N17 450 TC=0 0 R11 YIN N16 100 TC=0 0 R12 0 SWIN 500 TC=824u 7.67u R13 N56 N38 35 TC=0 0 R14 N57 N39 35 TC=0 0 R15 N37 N58 35 TC=0 0 R16 N36 N59 35 TC=0 0 R17 N46 IYX 100 TC=0 0 R18 N47 IXY 100 TC=0 0 R2 N11 IXC 6.25 TC=0 0 R3 N9 IXC 4.5 TC=0 0 R4 N7 IXA 1.5K TC=0 0 R5 XIN N7 100 TC=0 0 R6 N25 N16 156 TC=824u 7.67u R7 N21 IYC 6.25 TC=0 0 R8 ITC N19 45 TC=0 0 R9 N17 IYA 45 TC=0 0 RSU VEE 0 16K TC=0 0

intersil

EL4083 Macromodel (Continued)

VFI10 N43 N44 0.0 VFI11 N40 N41 0.0 VFI12 ZB4 ZB5 0.0 VFI13 ZB5 ZB6 0.0 VFI14 ZB3 ZB4 0.0 VFI15 ZB6 ZB7 0.0 VFI16 N44 ZB9 0.0 VFI17 N41 ZB8 0.0 VFI18 IYB IYC 0.0 VFI19 IYA IYB 0.0 VFI20 IXB IXC 0.0 VFI21 IXA IXB 0.0 VFI22 N22 N24 0.0 VFI23 N23 N24 0.0 VFI24 ZB2 ZB3 0.0 VFI25 ZB1 ZB2 0.0 VFI26 N13 N14 0.0 VF127 N12 N14 0.0 VFI28 ZB9 VEE 0.0 VFI29 ZIN N26 0.0 VF15 N30 N32 0.0 VFI6 N31 N32 0.0 VFI7 N33 0 0.0 VFI8 ZB8 N43 0.0 VFI9 ZB7 N40 0.0 .ENDS

> All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

