

Comlinear® CLC1004, CLC1014, CLC3004 Single and Triple, 750MHz Amplifiers with Disable

features

- 0.1dB gain flatness to 200MHz
- \bullet 0.02%/0.01° differential gain/phase
- \blacksquare 750MHz -3dB bandwidth at G = 2
- 350MHz large signal bandwidth
- \blacksquare 1,400V/µs slew rate
- 4nV/√Hz input voltage noise
- \blacksquare 100mA output current
- 20ns enable time
- \blacksquare Stable for gains of 2V/V or larger
- Fully specified at 5V and \pm 5V supplies
- CLC1004: Pb-free SOT23-6
- CLC1014: Pb-free SOT23-5
- ⁿ CLC3004: Pb-free SOIC-16

A pplications

- RGB video line drivers
- High definition video driver
- Video switchers and routers
- **ADC** buffer
- **Active filters**
- \blacksquare Cable drivers
- **n** Imaging applications
- Radar/communication receivers

General Description

The COMLINEAR CLC1004 (single with disable), CLC1014 (single), and CLC3004 (triple with disable) are high-performance, voltage feedback amplifiers that provide 750MHz gain of 2 bandwidth, ± 0.1 dB gain flatness to 200MHz, and 1,400V/μs slew rate. This high performance exceeds the requirements of high-definition television (HDTV) and other multimedia applications. These COMLINEAR high-performance amplifiers also provide ample output current to drive multiple video loads.

The COMLINEAR CLC1004, CLC1014, and CLC3004 are designed to operate from ±5V or +5V supplies. The CLC1004 and CLC3004 offer a fast enable/ disable feature to save power. While disabled, the outputs are in a highimpedance state to allow for multiplexing applications. The combination of high-speed, low-power, and excellent video performance make these amplifiers well suited for use in many general purpose, high-speed applications including video line driving and imaging applications.

Typical Application - Driving Multiple Video Loads

Ordering Information

Moisture sensitivity level for all parts is MSL-1.

 \cap

CLC1004 Pin Configuration

CLC1004 Pin Assignments

CLC3004 Pin Configuration

CLC3004 Pin Configuration

Disable Pin Truth Table

*Default Open State

CLC1014 Pin Configuration

CLC1014 Pin Assignments

Absolute Maximum Ratings

The safety of the device is not guaranteed when it is operated above the "Absolute Maximum Ratings". The device should not be operated at these "absolute" limits. Adhere to the "Recommended Operating Conditions" for proper device function. The information contained in the Electrical Characteristics tables and Typical Performance plots reflect the operating conditions noted on the tables and plots.

Reliability Information

Notes:

Package thermal resistance (θ_{JA}) , JDEC standard, multi-layer test boards, still air.

ESD Protection

Recommended Operating Conditions

Electrical Characteristics at +5V

 $T_A = 25$ °C, $V_S = +5V$, $R_f = R_g = 150Ω$, $R_L = 150Ω$ to $V_S/2$, $G = 2$; unless otherwise noted.

Electrical Characteristics at +5V continued

 $T_A = 25$ °C, $V_s = +5V$, $R_f = R_g = 150Ω$, $R_L = 150Ω$ to $V_S/2$, $G = 2$; unless otherwise noted.

Notes:

1. 100% tested at 25°C

©2007-2008 CADEKA Microcircuits LLC www.cadeka.com **6**

Electrical Characteristics at ±5V

 $T_A = 25$ °C, V_s = ±5V, R_f = R_g =150Ω, R_L = 150Ω, G = 2; unless otherwise noted.

Electrical Characteristics at ±5V continued

T_A = 25°C, V_s = ±5V, R_f = R_g =150 Ω , R_L = 150 Ω , G = 2; unless otherwise noted.

Notes:

1. 100% tested at 25°C

©2007-2008 CADEKA Microcircuits LLC www.cadeka.com **8**

Typical Performance Characteristics

 $T_A = 25^{\circ}C$, $V_s = \pm 5V$, $R_f = R_q = 150\Omega$, $R_l = 150\Omega$, $G = 2$; unless otherwise noted.

Non-Inverting Frequency Response Inverting Frequency Response

Frequency Response vs. C_I CH Frequency Response vs. R_L

Frequency Response vs. V_{OUT} Frequency Response vs. Temperature

Typical Performance Characteristics

T_A = 25°C, $V_s = \pm 5V$, $R_f = R_g = 150\Omega$, $R_L = 150\Omega$, $G = 2$; unless otherwise noted.

Non-Inverting Frequency Response at $V_S = 5V$ Inverting Frequency Response at $V_S = 5V$

Frequency Response vs. C_L at $V_S = 5V$ Frequency Response vs. R_L at $V_S = 5V$

 $0.2V_{\text{nr}}$

-7 -6 -5 -4 -3 -2 -1 θ 1

Normalized Gain (dB)

Normalized Gain (dB)

0.1 1 10 100 1000

 $G = -1$ \overline{G}

₩

Ш

 $G =$

 $G = -10$

Frequency (MHz)

Frequency Response vs. V_{OUT} at $V_S = 5V$ Frequency Response vs. Temperature at $V_S = 5V$

T_A = 25°C, $V_s = \pm 5V$, $R_f = R_g = 150\Omega$, $R_l = 150\Omega$, $G = 2$; unless otherwise noted.

Closed Loop Output Impedance vs. Frequency **Input Voltage Noise**

Gain Flatness Gain Flatness at $V_S = 5V$

-3dB Bandwidth vs. V_{OUT} -3dB Bandwidth vs. V_{OUT} at $V_S = 5V$

T_A = 25°C, $V_s = \pm 5V$, $R_f = R_g = 150\Omega$, $R_l = 150\Omega$, $G = 2$; unless otherwise noted.

2nd Harmonic Distortion vs. R_L 3rd Harmonic Distortion vs. R_L

2nd Harmonic Distortion vs. V_{OUT} 3rd Harmonic Distortion vs. V_{OUT}

CMRR vs. Frequency **EXAMPLE 2008** PSRR vs. Frequency

T_A = 25°C, $V_s = \pm 5V$, $R_f = R_g = 150\Omega$, $R_l = 150\Omega$, $G = 2$; unless otherwise noted.

Small Signal Pulse Response S mall Signal Pulse Response at V_S = 5V

Large Signal Pulse Response $\qquad \qquad$ Large Signal Pulse Response at $V_S = 5V$

Differential Gain & Phase AC Coupled Output Differential Gain & Phase DC Coupled Output

 $T_A = 25$ °C, V_s = ±5V, R_f = R_g =150 Ω , R_L = 150 Ω , G = 2; unless otherwise noted.

Differential Gain & Phase AC Coupled Output at $V_S = \pm 2.5V$ Differential Gain & Phase DC Coupled at $V_S = \pm 2.5V$

Application Information

Basic Operation

Figures 1 and 2 illustrate typical circuit configurations for non-inverting, inverting, and unity gain topologies for dual supply applications. They show the recommended bypass capacitor values and overall closed loop gain equations.

Figure 1. Typical Non-Inverting Gain Circuit

Figure 2. Typical Inverting Gain Circuit

Power Dissipation

Power dissipation should not be a factor when operating under the stated 1000 ohm load condition. However, applications with low impedance, DC coupled loads should be analyzed to ensure that maximum allowed junction temperature is not exceeded. Guidelines listed below can be used to verify that the particular application will not cause the device to operate beyond it's intended operating range.

Maximum power levels are set by the absolute maximum junction rating of 150°C. To calculate the junction temperature, the package thermal resistance value Theta_{JA} (Θ_{JA}) is used along with the total die power dissipation.

 $T_{\text{Junction}} = T_{\text{Ambient}} + (\Theta_{\text{JA}} \times P_{\text{D}})$

Where $T_{Ambient}$ is the temperature of the working environment.

In order to determine P_D , the power dissipated in the load needs to be subtracted from the total power delivered by the supplies.

$$
P_D = P_{\text{supply}} - P_{\text{load}}
$$

Supply power is calculated by the standard power equation.

 $P_{\text{supply}} = V_{\text{supply}} \times I_{\text{RMS}}$ supply

 $V_{\text{supply}} = V_{S+} - V_{S-}$

Power delivered to a purely resistive load is:

 $P_{load} = ((V_{LOAD})_{RMS}²)/Rload_{eff}$

The effective load resistor (R load_{eff}) will need to include the effect of the feedback network. For instance,

Rload_{eff} in figure 3 would be calculated as:

 R_L || ($R_f + R_g$)

These measurements are basic and are relatively easy to perform with standard lab equipment. For design purposes however, prior knowledge of actual signal levels and load impedance is needed to determine the dissipated power. Here, P_D can be found from

 $P_D = P_{Ouiescent} + P_{Dynamic} - P_{Load}$

Quiescent power can be derived from the specified I_S values along with known supply voltage, V_{Supply}. Load power can be calculated as above with the desired signal amplitudes using:

 $(V_{LOAD})_{RMS} = V_{PFAK} / $\sqrt{2}$$

 $(I_{\text{LOAD}})_{RMS} = (V_{\text{LOAD}})_{RMS} /$ Rload_{eff}

The dynamic power is focused primarily within the output stage driving the load. This value can be calculated as:

 $P_{DYNAMIC} = (V_{S+} - V_{LOAD})_{RMS} \times (I_{LOAD})_{RMS}$

Assuming the load is referenced in the middle of the power rails or V_{supply}/2.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the packages available.

Figure 3. Maximum Power Derating

Driving Capacitive Loads

Increased phase delay at the output due to capacitive loading can cause ringing, peaking in the frequency response, and possible unstable behavior. Use a series resistance, R_S, between the amplifier and the load to help improve stability and settling performance. Refer to Figure 4.

Figure 4. Addition of R_S for Driving Capacitive Loads

Table 1 provides the recommended R_S for various capacitive loads. The recommended R_S values result in \leq =1dB peaking in the frequency response. The Frequency Response vs. C_l plots, on page 7, illustrates the response of the CLCx004.

Table 1: Recommended R_S vs. C_L

For a given load capacitance, adjust R_S to optimize the tradeoff between settling time and bandwidth. In general, reducing R_S will increase bandwidth at the expense of additional overshoot and ringing.

Overdrive Recovery

An overdrive condition is defined as the point when either one of the inputs or the output exceed their specified voltage range. Overdrive recovery is the time needed for the amplifier to return to its normal or linear operating point. The recovery time varies, based on whether the input or output is overdriven and by how much the range is exceeded. The CLCx004 will typically recover in less than 20ns from an overdrive condition. Figure 5 shows the CLC1004 in an overdriven condition.

Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. CADEKA has evaluation boards to use as a guide for high frequency layout and as aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include 6.8µF and 0.1µF ceramic capacitors for power supply decoupling
- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.1µF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts below for more information.

Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of these devices:

Evaluation Board Schematics

Evaluation board schematics and layouts are shown in Figures 9-14. These evaluation boards are built for dual- supply operation. Follow these steps to use the board in a single-supply application:

1. Short -Vs to ground.

2. Use C3 and C4, if the $-V_S$ pin of the amplifier is not directly connected to the ground plane.

Figure 9. CEB002 Schematic

Figure 10. CEB002 Top View

Figure 11. CEB002 Bottom View

Figure 14. CEB012 Bottom View

Figure 12. CEB012 Schematic

Figure 13. CEB012 Top View

 \cap

Mechanical Dimensions

SOT23-5 Package

NOTES:

- 1. Dimensions and tolerances are as per ANSI Y14.5M-1982.
- 2. Package surface to be matte finish VDI 11~13.
- 3. Die is facing up for mold. Die is facing down for trim/form, ie. reverse trim/form.
- 4. The footlength measuring is based on the guage plane method.
- S Dimension are exclusive of mold flash and gate burr.
- S Dimension are exclusive of solder plating.

SOT23-6 Package

NOTES:

 10° TYP,
(2 places)

- 1. Dimensions and tolerances are as per ANSI Y14.5M-1982.
- 2. Package surface to be matte finish VDI $11 \sim 13$.
- 3. Die is facing up for mold. Die is facing down for trim/form, ie. reverse trim/form.

 $0.127 \n\triangle$

 10° TYP
(2 places)

 0.20 BSC

Gauge Plane

 0° 3°

 0.45 ± 0.10

- 4. The footlength measuring is based on the guage plane method.
- \triangle Dimension are exclusive of mold flash and gate burr.
- S Dimension are exclusive of solder plating.

 \cap

Mechanical Dimensions

SOIC-16 Package

NOTE:

1. All dimensions are in inches.

- 2. Lead coplanarity should be 0" to 0.004" max.
- 3. Package surface finishing: VDI 24~27
-
- 4. All dimension excluding mold flashes. 5. The lead width, B to be determined at 0.0075" from the lead tip.

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado T: 970.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR, the COMLINEAR logo design, and ARCTIC are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

Downloaded from [Elcodis.com](http://elcodis.com/parts/6241733/CLC1004IST6.html) electronic components distributor

