

## 60MHz Rail-to-Rail Input-Output Op Amps

The EL5111, EL5211, and EL5411 are low power, high voltage rail-to-rail input-output amplifiers. The EL5111 represents a single amplifier, the EL5211 contains two amplifiers, and the EL5411 contains four amplifiers. Operating on supplies ranging from 5V to 15V, while consuming only 2.5mA per amplifier, the EL5111, EL5211, and EL5411 have a bandwidth of 60MHz (-3dB). They also provide common mode input ability beyond the supply rails, as well as rail-to-rail output capability. This enables these amplifiers to offer maximum dynamic range at any supply voltage.

The EL5111, EL5211, and EL5411 also feature fast slewing and settling times, as well as a high output drive capability of 65mA (sink and source). These features make these amplifiers ideal for high speed filtering and signal conditioning application. Other applications include battery power, portable devices, and anywhere low power consumption is important.

The EL5111 is available in 5 Ld TSOT and 8 Ld HMSOP packages. The EL5211 is available in the 8 Ld HMSOP package. The EL5411 is available in space-saving 14 Ld HTSSOP packages. All feature a standard operational amplifier pinout. These amplifiers operate over a temperature range of -40°C to +85°C.


## Features

- Pb-free plus anneal available (RoHS compliant)
- 60MHz (-3dB) bandwidth
- Supply voltage = 4.5V to 16.5V
- Low supply current (per amplifier) = 2.5mA
- High slew rate = 75V/ $\mu$ s
- Unity-gain stable
- Beyond the rails input capability
- Rail-to-rail output swing
- $\pm$ 180mA output short current

## Applications

- TFT-LCD panels
- $V_{COM}$  amplifiers
- Drivers for A/D converters
- Data acquisition
- Video processing
- Audio processing
- Active filters
- Test equipment
- Battery-powered applications
- Portable equipment

## Pinouts



## EL5111, EL5211, EL5411

### Ordering Information

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL5111IWT-T7	8	7" (3k pcs)	5 Ld TSOT	MDP0049
EL5111IWT-T7A	8	7" (250 pcs)	5 Ld TSOT	MDP0049
EL5111IWTZ-T7 (Note)	BAAG	7" (3k pcs)	5 Ld TSOT (Pb-free)	MDP0049
EL5111IWTZ-T7A (Note)	BAAG	7" (250 pcs)	5 Ld TSOT (Pb-free)	MDP0049
EL5111IYE	7	-	8 Ld HMSOP (3.0mm)	MDP0050
EL5111IYE-T7	7	7"	8 Ld HMSOP (3.0mm)	MDP0050
EL5111IYE-T13	7	13"	8 Ld HMSOP (3.0mm)	MDP0050
EL5111IYEZ (Note)	BAAJA	-	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5111IYEZ-T7 (Note)	BAAJA	7"	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5111IYEZ-T13 (Note)	BAAJA	13"	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5111AIYEZ (Note)	BBLAA	-	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5111AIYEZ-T13 (Note)	BBLAA	13"	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5111AIYEZ-T7 (Note)	BBLAA	7"	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5211IYE	9	-	8 Ld HMSOP (3.0mm)	MDP0050
EL5211IYE-T7	9	7"	8 Ld HMSOP (3.0mm)	MDP0050
EL5211IYE-T13	9	13"	8 Ld HMSOP (3.0mm)	MDP0050
EL5211IYEZ (Note)	BAATA	-	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5211IYEZ-T7 (Note)	BAATA	7"	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5211IYEZ-T13 (Note)	BAATA	13"	8 Ld HMSOP (Pb-free) (3.0mm)	MDP0050
EL5411IRE	5411IRE	-	14 Ld HTSSOP (4.4mm)	MDP0048
EL5411IRE-T7	5411IRE	7"	14 Ld HTSSOP (4.4mm)	MDP0048
EL5411IRE-T13	5411IRE	13"	14 Ld HTSSOP (4.4mm)	MDP0048
EL5411IREZ (Note)	5411IREZ	-	14 Ld HTSSOP (Pb-free) (4.4mm)	MDP0048
EL5411IREZ-T7 (Note)	5411IREZ	7"	14 Ld HTSSOP (Pb-free) (4.4mm)	MDP0048
EL5411IREZ-T13 (Note)	5411IREZ	13"	14 Ld HTSSOP (Pb-free) (4.4mm)	MDP0048
EL5411IR	5411IR	-	14 Ld TSSOP (4.4mm)	MDP0044
EL5411IR-T7	5411IR	7"	14 Ld TSSOP (4.4mm)	MDP0044
EL5411IR-T13	5411IR	13"	14 Ld TSSOP (4.4mm)	MDP0044
EL5411IRZ (Note)	5411IRZ	-	14 Ld TSSOP (Pb-free) (4.4mm)	M14.173
EL5411IRZ-T7 (Note)	5411IRZ	7"	14 Ld TSSOP (Pb-free) (4.4mm)	M14.173
EL5411IRZ-T13 (Note)	5411IRZ	13"	14 Ld TSSOP (Pb-free) (4.4mm)	M14.173

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# EL5111, EL5211, EL5411

## Absolute Maximum Ratings ( $T_A = +25^\circ\text{C}$ )

Supply Voltage between $V_{S+}$ and $V_{S-}$ .....	+18V
Input Voltage .....	$V_{S-} - 0.5\text{V}$ , $V_{S+} + 0.5\text{V}$
Maximum Continuous Output Current .....	65mA
Maximum Die Temperature .....	+150°C

## Thermal Information

Storage Temperature .....	-65°C to +150°C
Ambient Operating Temperature .....	-40°C to +85°C
Power Dissipation .....	See Curves
Pb-free reflow profile .....	see link below
<a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a>	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$

## Electrical Specifications $V_{S+} = +5\text{V}$ , $V_{S-} = -5\text{V}$ , $R_L = 1\text{k}\Omega$ to $0\text{V}$ , $T_A = +25^\circ\text{C}$ , Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>						
$V_{OS}$	Input Offset Voltage	$V_{CM} = 0\text{V}$		3	15	mV
$TCV_{OS}$	Average Offset Voltage Drift (Note 1)			7		$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current	$V_{CM} = 0\text{V}$		2	60	nA
$R_{IN}$	Input Impedance			1		$\text{G}\Omega$
$C_{IN}$	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-5.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	for $V_{IN}$ from -5.5V to 5.5V	50	70		dB
$A_{VOL}$	Open-Loop Gain	$-4.5\text{V} \leq V_{OUT} \leq 4.5\text{V}$	62	70		dB
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OL}$	Output Swing Low	$I_L = -5\text{mA}$		-4.92	-4.85	V
$V_{OH}$	Output Swing High	$I_L = 5\text{mA}$	4.85	4.92		V
$I_{SC}$	Short-Circuit Current			$\pm 180$		mA
$I_{OUT}$	Output Current			$\pm 65$		mA
<b>POWER SUPPLY PERFORMANCE</b>						
PSRR	Power Supply Rejection Ratio	$V_S$ is moved from $\pm 2.25\text{V}$ to $\pm 7.75\text{V}$	60	80		dB
$I_S$	Supply Current	No load (EL5111)		2.5	4.5	mA
		No load (EL5211)		5	7.5	mA
		No load (EL5411)		10	15	mA
<b>DYNAMIC PERFORMANCE</b>						
SR	Slew Rate (Note 2)	$-4.0\text{V} \leq V_{OUT} \leq 4.0\text{V}$ , 20% to 80%		75		$\text{V}/\mu\text{s}$
$t_S$	Settling to +0.1% ( $A_V = +1$ )	( $A_V = +1$ ), $V_O = 2\text{V}$ step		80		ns
BW	-3dB Bandwidth			60		MHz
GBWP	Gain-Bandwidth Product			32		MHz
PM	Phase Margin			50		°
CS	Channel Separation	$f = 5\text{MHz}$ (EL5211 and EL5411 only)		110		dB
$d_G$	Differential Gain (Note 3)	$R_F = R_G = 1\text{k}\Omega$ and $V_{OUT} = 1.4\text{V}$		0.17		%
$d_P$	Differential Phase (Note 3)	$R_F = R_G = 1\text{k}\Omega$ and $V_{OUT} = 1.4\text{V}$		0.24		°

### NOTES:

1. Measured over operating temperature range.
2. Slew rate is measured on rising and falling edges.
3. NTSC signal generator used.

## EL5111, EL5211, EL5411

### Electrical Specifications $V_{S+} = +5V$ , $V_{S-} = 0V$ , $R_L = 1k\Omega$ to $2.5V$ , $T_A = +25^\circ C$ , Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>						
$V_{OS}$	Input Offset Voltage	$V_{CM} = 2.5V$		3	15	mV
$TCV_{OS}$	Average Offset Voltage Drift (Note 4)			7		$\mu V/^\circ C$
$I_B$	Input Bias Current	$V_{CM} = 2.5V$		2	60	nA
$R_{IN}$	Input Impedance			1		$G\Omega$
$C_{IN}$	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-0.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	for $V_{IN}$ from -0.5V to 5.5V	45	66		dB
$A_{VOL}$	Open-Loop Gain	$0.5V \leq V_{OUT} \leq 4.5V$	62	70		dB
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OL}$	Output Swing Low	$I_L = -5mA$		80	150	mV
$V_{OH}$	Output Swing High	$I_L = 5mA$	4.85	4.92		V
$I_{SC}$	Short-circuit Current			$\pm 180$		mA
$I_{OUT}$	Output Current			$\pm 65$		mA
<b>POWER SUPPLY PERFORMANCE</b>						
PSRR	Power Supply Rejection Ratio	$V_S$ is moved from 4.5V to 15.5V	60	80		dB
$I_S$	Supply Current	No load (EL5111)		2.5	4.5	mA
		No load (EL5211)		5	7.5	mA
		No load (EL5411)		10	15	mA
<b>DYNAMIC PERFORMANCE</b>						
SR	Slew Rate (Note 5)	$1V \leq V_{OUT} \leq 4V$ , 20% to 80%		75		$V/\mu s$
$t_S$	Settling to +0.1% ( $A_V = +1$ )	( $A_V = +1$ ), $V_O = 2V$ step		80		ns
BW	-3dB Bandwidth			60		MHz
GBWP	Gain-Bandwidth Product			32		MHz
PM	Phase Margin			50		$^\circ$
CS	Channel Separation	$f = 5MHz$ (EL5211 and EL5411 only)		110		dB
$d_G$	Differential Gain (Note 6)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.17		%
$d_P$	Differential Phase (Note 6)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.24		$^\circ$

**NOTES:**

4. Measured over operating temperature range.
5. Slew rate is measured on rising and falling edges.
6. NTSC signal generator used.

## EL5111, EL5211, EL5411

### Electrical Specifications $V_{S+} = +15V$ , $V_{S-} = 0V$ , $R_L = 1k\Omega$ to $7.5V$ , $T_A = +25^\circ C$ , Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>						
$V_{OS}$	Input Offset Voltage	$V_{CM} = 7.5V$		3	15	mV
$TCV_{OS}$	Average Offset Voltage Drift (Note 7)			7		$\mu V/^\circ C$
$I_B$	Input Bias Current	$V_{CM} = 7.5V$		2	60	nA
$R_{IN}$	Input Impedance			1		$G\Omega$
$C_{IN}$	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-0.5		+15.5	V
CMRR	Common-Mode Rejection Ratio	for $V_{IN}$ from -0.5V to 15.5V	53	72		dB
$A_{VOL}$	Open-Loop Gain	$0.5V \leq V_{OUT} \leq 14.5V$	62	70		dB
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OL}$	Output Swing Low	$I_L = -5mA$		80	150	mV
$V_{OH}$	Output Swing High	$I_L = 5mA$	14.85	14.92		V
$I_{SC}$	Short-circuit Current			$\pm 180$		mA
$I_{OUT}$	Output Current			$\pm 65$		mA
<b>POWER SUPPLY PERFORMANCE</b>						
PSRR	Power Supply Rejection Ratio	$V_S$ is moved from 4.5V to 15.5V	60	80		dB
$I_S$	Supply Current	No load (EL5111)		2.5	4.5	mA
		No load (EL5211)		5	7.5	mA
		No load (EL5411)		10	15	mA
<b>DYNAMIC PERFORMANCE</b>						
SR	Slew Rate (Note 8)	$1V \leq V_{OUT} \leq 14V$ , 20% to 80%		75		$V/\mu s$
$t_S$	Settling to +0.1% ( $A_V = +1$ )	( $A_V = +1$ ), $V_O = 2V$ step		80		ns
BW	-3dB Bandwidth			60		MHz
GBWP	Gain-Bandwidth Product			32		MHz
PM	Phase Margin			50		$^\circ$
CS	Channel Separation	$f = 5MHz$ (EL5211 and EL5411 only)		110		dB
$d_G$	Differential Gain (Note 9)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.16		%
$d_P$	Differential Phase (Note 9)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.22		$^\circ$

**NOTES:**

7. Measured over operating temperature range
8. Slew rate is measured on rising and falling edges
9. NTSC signal generator used

Typical Performance Curves




FIGURE 1. INPUT OFFSET VOLTAGE DISTRIBUTION




FIGURE 2. INPUT OFFSET VOLTAGE DRIFT




FIGURE 3. INPUT OFFSET VOLTAGE vs TEMPERATURE




FIGURE 4. INPUT BIAS CURRENT vs TEMPERATURE




FIGURE 5. OUTPUT HIGH VOLTAGE vs TEMPERATURE




FIGURE 6. OUTPUT LOW VOLTAGE vs TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 7. OPEN-LOOP GAIN vs TEMPERATURE




FIGURE 8. SLEW RATE vs TEMPERATURE




FIGURE 9. SUPPLY CURRENT PER AMPLIFIER vs SUPPLY VOLTAGE




FIGURE 10. SUPPLY CURRENT PER AMPLIFIER vs TEMPERATURE




FIGURE 11. DIFFERENTIAL GAIN




FIGURE 12. DIFFERENTIAL PHASE

Typical Performance Curves (Continued)




FIGURE 13. HARMONIC DISTORTION vs  $V_{OP-P}$




FIGURE 14. OPEN LOOP GAIN AND PHASE




FIGURE 15. FREQUENCY RESPONSE FOR VARIOUS  $R_L$




FIGURE 16. FREQUENCY RESPONSE FOR VARIOUS  $C_L$




FIGURE 17. CLOSED LOOP OUTPUT IMPEDANCE




FIGURE 18. MAXIMUM OUTPUT SWING vs FREQUENCY



Typical Performance Curves (Continued)




FIGURE 19. CMRR




FIGURE 20. PSRR




FIGURE 21. INPUT VOLTAGE NOISE SPECTRAL DENSITY




FIGURE 22. CHANNEL SEPARATION




FIGURE 23. SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE




FIGURE 24. SETTLING TIME vs STEP SIZE

Typical Performance Curves (Continued)




FIGURE 25. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 26. SMALL SIGNAL TRANSIENT RESPONSE

Pin Descriptions

EL5111 (TSOT-5)	EL5111 (HMSOP8)	EL5211 (HMSOP8)	EL5411 (HTSSOP14)	NAME	FUNCTION	EQUIVALENT CIRCUIT
1	6	1	1	VOUTA	Amplifier A output	<p>CIRCUIT 1</p>
4	2	2	2	VINA-	Amplifier A inverting input	<p>CIRCUIT 2</p>
3	3	3	3	VINA+	Amplifier A non-inverting input	(Reference Circuit 2)
5	7	8	4	VS+	Positive power supply	
		5	5	VINB+	Amplifier B non-inverting input	(Reference Circuit 2)
		6	6	VINB-	Amplifier B inverting input	(Reference Circuit 2)
		7	7	VOUTB	Amplifier B output	(Reference Circuit 1)
			8	VOUTC	Amplifier C output	(Reference Circuit 1)
			9	VINC-	Amplifier C inverting input	(Reference Circuit 2)
			10	VINC+	Amplifier C non-inverting input	(Reference Circuit 2)
2	4	4	11	VS-	Negative power supply	
			12	VIND+	Amplifier D non-inverting input	(Reference Circuit 2)
			13	VIND-	Amplifier D inverting input	(Reference Circuit 2)
			14	VOUTD	Amplifier D output	(Reference Circuit 1)
	1, 5, 8			NC	Not connected	

**Applications Information**

**Product Description**

The EL5111, EL5211, and EL5411 voltage feedback amplifiers are fabricated using a high voltage CMOS process. They exhibit rail-to-rail input and output capability, are unity gain stable and have low power consumption (2.5mA per amplifier). These features make the EL5111, EL5211, and EL5411 ideal for a wide range of general-purpose applications. Connected in voltage follower mode and driving a load of 1kΩ, the EL5111, EL5211, and EL5411 have a -3dB bandwidth of 60MHz while maintaining a 75V/μs slew rate. The EL5111 is a single amplifier, the EL5211 a dual amplifier, and the EL5411 a quad amplifier.

**Operating Voltage, Input, and Output**

The EL5111, EL5211, and EL5411 are specified with a single nominal supply voltage from 5V to 15V or a split supply with its total range from 5V to 15V. Correct operation is guaranteed for a supply range of 4.5V to 16.5V. Most EL5111, EL5211, and EL5411 specifications are stable over both the full supply range and operating temperatures of -40°C to +85°C. Parameter variations with operating voltage and/or temperature are shown in the typical performance curves.

The input common-mode voltage range of the EL5111, EL5211, and EL5411 extends 500mV beyond the supply rails. The output swings of the EL5111, EL5211, and EL5411 typically extend to within 100mV of positive and negative supply rails with load currents of 5mA. Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 27 shows the input and output waveforms for the device in the unity-gain configuration. Operation is from ±5V supply with a 1kΩ load connected to GND. The input is a 10V<sub>P-P</sub> sinusoid. The output voltage is approximately 9.8V<sub>P-P</sub>.




FIGURE 27. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

**Short Circuit Current Limit**

The EL5111, EL5211, and EL5411 will limit the short circuit current to ±180mA if the output is directly shorted to the positive or the negative supply. If an output is shorted indefinitely, the power dissipation could easily increase such that the device may be damaged. Maximum reliability is maintained if the output continuous current never exceeds ±65mA. This limit is set by the design of the internal metal interconnects.

**Output Phase Reversal**

The EL5111, EL5211, and EL5411 are immune to phase reversal as long as the input voltage is limited from  $V_S - 0.5V$  to  $V_S + 0.5V$ . Figure 28 shows a photo of the output of the device with the input voltage driven beyond the supply rails. Although the device's output will not change phase, the input's overvoltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6V, electrostatic protection diodes placed in the input stage of the device begin to conduct and overvoltage damage could occur.




FIGURE 28. OPERATION WITH BEYOND-THE-RAILS INPUT

**Power Dissipation**

With the high-output drive capability of the EL5111, EL5211, and EL5411 amplifiers, it is possible to exceed the +125°C 'absolute-maximum junction temperature' under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$P_{DMAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}} \tag{EQ. 1}$$

where:

- $T_{JMAX}$  = Maximum junction temperature
- $T_{AMAX}$  = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package
- $P_{DMAX}$  = Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$P_{DMAX} = \sum i[V_S \times I_{SMAX} + (V_S + V_{OUTi}) \times I_{LOADi}] \quad (EQ. 2)$$

when sourcing, and:

$$P_{DMAX} = \sum i[V_S \times I_{SMAX} + (V_{OUTi} - V_S) \times I_{LOADi}] \quad (EQ. 3)$$

when sinking,

where:

- $i = 1$  to 2 for dual and 1 to 4 for quad
- $V_S$  = Total supply voltage
- $I_{SMAX}$  = Maximum supply current per amplifier
- $V_{OUTi}$  = Maximum output voltage of the application
- $I_{LOADi}$  = Load current

If we set the two  $P_{DMAX}$  equations equal to each other, we can solve for  $R_{LOADi}$  to avoid device overheat. Figures 29 through 36 provide a convenient way to see if the device will overheat. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the previous equation, it is a simple matter to see if  $P_{DMAX}$  exceeds the device's power derating curves. To ensure proper operation, it is important to observe the recommended derating curves shown in Figures 29 through 36.




FIGURE 29. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 30. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 31. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 32. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 33. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 34. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 35. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 36. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE





**Unused Amplifiers**

It is recommended that any unused amplifiers in a dual and a quad package be configured as a unity gain follower. The inverting input should be directly connected to the output and the non-inverting input tied to the ground plane.

**Power Supply Bypassing and Printed Circuit Board Layout**

The EL5111, EL5211, and EL5411 can provide gain at high frequency. As with any high-frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V<sub>S-</sub> pin is connected to ground, a 0.1µF ceramic capacitor should be placed from V<sub>S+</sub> to pin to V<sub>S-</sub> pin. A 4.7µF tantalum capacitor should then be connected in parallel, placed in the region of the amplifier. One 4.7µF capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.

Thin Shrink Small Outline Package Family (TSSOP)



MDP0044

THIN SHRINK SMALL OUTLINE PACKAGE FAMILY






SYMBOL	MILLIMETERS					TOLERANCE
	14 LD	16 LD	20 LD	24 LD	28 LD	
A	1.20	1.20	1.20	1.20	1.20	Max
A1	0.10	0.10	0.10	0.10	0.10	±0.05
A2	0.90	0.90	0.90	0.90	0.90	±0.05
b	0.25	0.25	0.25	0.25	0.25	+0.05/-0.06
c	0.15	0.15	0.15	0.15	0.15	+0.05/-0.06
D	5.00	5.00	6.50	7.80	9.70	±0.10
E	6.40	6.40	6.40	6.40	6.40	Basic
E1	4.40	4.40	4.40	4.40	4.40	±0.10
e	0.65	0.65	0.65	0.65	0.65	Basic
L	0.60	0.60	0.60	0.60	0.60	±0.15
L1	1.00	1.00	1.00	1.00	1.00	Reference

Rev. F 2/07

NOTES:

1. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side.
3. Dimensions "D" and "E1" are measured at dAtum Plane H.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

HTSSOP (Heat-Sink TSSOP) Family



MDP0048

HTSSOP (HEAT-SINK TSSOP) FAMILY




SYMBOL	MILLIMETERS					TOLERANCE
	14 LD	20 LD	24 LD	28 LD	38 LD	
A	1.20	1.20	1.20	1.20	1.20	Max
A1	0.075	0.075	0.075	0.075	0.075	±0.075
A2	0.90	0.90	0.90	0.90	0.90	+0.15/-0.10
b	0.25	0.25	0.25	0.25	0.22	+0.05/-0.06
c	0.15	0.15	0.15	0.15	0.15	+0.05/-0.06
D	5.00	6.50	7.80	9.70	9.70	±0.10
D1	3.2	4.2	4.3	5.0	7.25	Reference
E	6.40	6.40	6.40	6.40	6.40	Basic
E1	4.40	4.40	4.40	4.40	4.40	±0.10
E2	3.0	3.0	3.0	3.0	3.0	Reference
e	0.65	0.65	0.65	0.65	0.50	Basic
L	0.60	0.60	0.60	0.60	0.60	±0.15
L1	1.00	1.00	1.00	1.00	1.00	Reference
N	14	20	24	28	38	Reference

Rev. 3 2/07

NOTES:

1. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side.
3. Dimensions "D" and "E1" are measured at Datum Plane H.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

TSOT Package Family



MDP0049  
TSOT PACKAGE FAMILY

SYMBOL	MILLIMETERS			TOLERANCE
	TSOT5	TSOT6	TSOT8	
A	1.00	1.00	1.00	Max
A1	0.05	0.05	0.05	±0.05
A2	0.87	0.87	0.87	±0.03
b	0.38	0.38	0.29	±0.07
c	0.127	0.127	0.127	+0.07/-0.007
D	2.90	2.90	2.90	Basic
E	2.80	2.80	2.80	Basic
E1	1.60	1.60	1.60	Basic
e	0.95	0.95	0.65	Basic
e1	1.90	1.90	1.95	Basic
L	0.40	0.40	0.40	±0.10
L1	0.60	0.60	0.60	Reference
ddd	0.20	0.20	0.13	-
N	5	6	8	Reference






Rev. B 2/07

NOTES:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. Plastic interlead protrusions of 0.15mm maximum per side are not included.
3. This dimension is measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin #1 I.D. will be located within the indicated zone (TSOT6 AND TSOT8 only).
6. TSOT5 version has no center lead (shown as a dashed line).



**HMSOP (Heat-Sink MSOP) Package Family**



**MDP0050**

**HMSOP (HEAT-SINK MSOP) PACKAGE FAMILY**


SYMBOL	MILLIMETERS		TOLERANCE	NOTES
	HMSOP8	HMSOP10		
A	1.00	1.00	Max.	-
A1	0.075	0.075	+0.025/-0.050	-
A2	0.86	0.86	±0.09	-
b	0.30	0.20	+0.07/-0.08	-
c	0.15	0.15	±0.05	-
D	3.00	3.00	±0.10	1, 3
D1	1.85	1.85	Reference	-
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
E2	1.73	1.73	Reference	-
e	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference	-

Rev. 1 2/07

**NOTES:**

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

**Thin Shrink Small Outline Plastic Packages (TSSOP)**



**M14.173**  
**14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.041	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
c	0.0035	0.0079	0.09	0.20	-
D	0.195	0.199	4.95	5.05	3
E1	0.169	0.177	4.30	4.50	4
e	0.026 BSC		0.65 BSC		-
E	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	14		14		7
$\alpha$	0°	8°	0°	8°	-

**NOTES:**

- These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- "L" is the length of terminal for soldering to a substrate.
- "N" is the number of terminal positions.
- Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

Rev. 2 4/06

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)