

LC²MOS Precision Quad SPST Switches

ADG411/ADG412/ADG413

FEATURES

44 V Supply Maximum Ratings \pm 15 V Analog Signal Range Low On Resistance (<35 Ω) Ultralow Power Dissipation (35 μ W) Fast Switching Times t_{ON} <175 ns t_{OFF} <145 ns TTL/CMOS Compatible Plug-In Replacement for DG411/DG412/DG413

APPLICATIONS
Audio and Video Switching
Automatic Test Equipment
Precision Data Acquisition
Battery Powered Systems
Sample Hold Systems
Communication Systems

GENERAL DESCRIPTION

The ADG411, ADG412 and ADG413 are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC²MOS process which provides low power dissipation yet gives high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.


The ADG411, ADG412 and ADG413 contain four independent SPST switches. The ADG411 and ADG412 differ only in that the digital control logic is inverted. The ADG411 switches are turned on with a logic low on the appropriate control input, while a logic high is required for the ADG412. The ADG413 has two switches with digital control logic similar to that of the ADG411 while the logic is inverted on the other two switches.

Each switch conducts equally well in both directions when ON and each has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- Extended Signal Range
 The ADG411, ADG412 and ADG413 are fabricated on an
 enhanced LC²MOS, giving an increased signal range which
 extends fully to the supply rails.
- 2. Ultralow Power Dissipation
- 3. Low Ron
- Break-Before-Make Switching
 This prevents channel shorting when the switches are configured as a multiplexer.
- 5. Single Supply Operation For applications where the analog signal is unipolar, the ADG411, ADG412 and ADG413 can be operated from a single rail power supply. The parts are fully specified with a single +12 V power supply and will remain functional with single supplies as low as +5 V.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

ADG411/ADG412/ADG413-SPECIFICATIONS¹

Dual Supply $(V_{DD} = +15 \text{ V} \pm 10\%, V_{SS} = -15 \text{ V} \pm 10\%, V_L = +5 \text{ V} \pm 10\%, GND = 0 \text{ V}, unless otherwise noted)$

	B Version		T Version			
Parameter	+25°C	-40°C to +85°C	+25°C	–55°C to +125°C	Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		V_{DD} to V_{SS}		V_{DD} to V_{SS}	V	
R_{ON}	25 35	45	25 35	45	Ω typ $Ω$ max	$egin{aligned} V_D = \pm 8.5 \ V, \ I_S = -10 \ mA; \ V_{DD} = +13.5 \ V, \ V_{SS} = -13.5 \ V \end{aligned}$
LEAKAGE CURRENTS						$V_{\rm DD} = +16.5 \text{ V}, V_{\rm SS} = -16.5 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.1		± 0.1		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	±0.25	± 5	± 0.25	± 20	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.1		± 0.1		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	± 0.25	± 5	± 0.25	± 20	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	± 0.1		± 0.1		nA typ	$V_D = V_S = \pm 15.5 \text{ V};$
	±0.4	±10	±0.4	±40	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current						
I_{INL} or I_{INH}	0.005		0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		±0.5		±0.5	μA max	
DYNAMIC CHARACTERISTICS ²						
t_{ON}	110		110		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		175		175	ns max	$V_S = \pm 10 \text{ V}$; Test Circuit 4
t_{OFF}	100		100		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
		145		145	ns max	$V_S = \pm 10 \text{ V}$; Test Circuit 4
Break-Before-Make Time Delay, t_D	25		25		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(ADG413 Only)						$V_{S1} = V_{S2} = +10 \text{ V};$
Charge Injection	_		-		C +	Test Circuit 5
Charge Injection	5		5		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$ Test Circuit 6
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
Or r isolation	00		00		ив тур	Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
					uz typ	Test Circuit 8
C_S (OFF)	9		9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		9		pF typ	f = 1 MHz
C_D , C_S (ON)	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						V_{DD} = +16.5 V, V_{SS} = -16.5 V Digital Inputs = 0 V or 5 V
${ m I_{DD}}$	0.0001		0.0001		μA typ	Digital Inputs = 0 v 01 3 v
∸טט	1	5	1	5	μΑ typ μΑ max	
I_{SS}	0.0001	•	0.0001	•	μΑ max μΑ typ	
<u>-33</u>	1	5	1	5	μA max	
${ m I_L}$	0.0001	-	0.0001	-	μA typ	
~	1	5	1	5	μA max	
NOTES	ļ				· •	1

NOTES

Specifications subject to change without notice.

 $^{^1}Temperature$ ranges are as follows: B Versions: $-40\,^{\circ}C$ to $+85\,^{\circ}C$; T Versions: $-55\,^{\circ}C$ to $+125\,^{\circ}C$.

²Guaranteed by design, not subject to production test.

Single Supply (V_{DD} = +12 V \pm 10%, V_{SS} = 0 V, V_L = +5 V \pm 10%, GND = 0 V, unless otherwise noted)

	B Vei		T Vers			
Parameter	+25°C	-40°C to +85°C	+25°C	–55°C to +125°C	Units	Test Conditions/Comments
ANALOG SIGNAL RANGE		0 V to V _{DD}		0 V to V _{DD}	V	
R_{ON}	40		40		Ω typ	$0 < V_D = 8.5 \text{ V}, I_S = -10 \text{ mA};$
	80	100	80	100	Ω max	$V_{\rm DD} = +10.8 \text{ V}$
LEAKAGE CURRENTS						$V_{\mathrm{DD}} = +13.2 \mathrm{\ V}$
Source OFF Leakage I _S (OFF)	±0.1		±0.1		nA typ	$V_D = 12.2/1 \text{ V}, V_S = 1/12.2 \text{ V};$
	± 0.25	± 5	± 0.25	± 20	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.1		±0.1		nA typ	$V_D = 12.2/1 \text{ V}, V_S = 1/12.2 \text{ V};$
	±0.25	± 5	± 0.25	± 20	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.1		±0.1		nA typ	$V_D = V_S = +12.2 \text{ V/+1 V};$
	±0.4	±10	±0.4	±40	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current						
I_{INL} or I_{INH}	0.005		0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		±0.5		±0.5	μA max	
DYNAMIC CHARACTERISTICS ²						
t_{ON}	175		175		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		250		250	ns max	$V_S = +8 \text{ V}$; Test Circuit 4
$t_{ m OFF}$	95		95		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		125		125	ns max	$V_S = +8 \text{ V}$; Test Circuit 4
Break-Before-Make Time Delay, t _D	25		25		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(ADG413 Only)						$V_{S1} = V_{S2} = +10 \text{ V};$
	0.5		0.5		G .	Test Circuit 5
Charge Injection	25		25		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$ Test Circuit 6
OFF Isolation	68		68		dB typ	R _L = 50Ω , C _L = $5 pF$, $f = 1 MHz$;
Of F Isolation	00		00		ub typ	Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
Charmer to Charmer Crosstank	00				ub typ	Test Circuit 8
C_{S} (OFF)	9		9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		9		pF typ	f = 1 MHz
$C_D, C_S (ON)$	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						$V_{DD} = +13.2 \text{ V}$
1 OTTEN IND GOTTO INTENTENTS						Digital Inputs = $0 \text{ V or } 5 \text{ V}$
I_{DD}	0.0001		0.0001		μA typ	Distail Inputs - 0 V of 0 V
-טע	1	5	1	5	μA max	
${ m I_L}$	0.0001	-	0.0001	-	μA typ	
_	1	5	1	5	μA max	$V_{L} = +5.25 \text{ V}$

Truth Table (ADG411/ADG412)

ADG411 In	ADG412 In	Switch Condition
0	1	ON
1	0	OFF

Truth Table (ADG413)

Logic	Switch 1, 4	Switch 2, 3	
0	OFF	ON	
1	ON	OFF	

REV. A -3-

NOTES

NOTES

Temperature ranges are as follows: B Versions: -40 °C to +85 °C; T Versions: -55 °C to +125 °C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG411/ADG412/ADG413

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to V_{SS}
V _{DD} to GND0.3 V to +25 V
V _{SS} to GND +0.3 V to -25 V
V_L to GND0.3 V to V_{DD} + 0.3 V
Analog, Digital Inputs ² V_{SS} –2 V to V_{DD} +2 V or
30 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Extended (T Version)55°C to $+125$ °C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
Cerdip Package, Power Dissipation 900 mW
θ_{JA} Thermal Impedance
Lead Temperature, Soldering (10 sec) +300°C
Plastic Package, Power Dissipation
θ_{JA} Thermal Impedance
Lead Temperature, Soldering (10 sec) +260°C
SOIC Package, Power Dissipation 600 mW
θ_{JA} Thermal Impedance
TSSOP Package, Power Dissipation
θ _{JA} Thermal Impedance
θ_{JC} Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec)+215°C

NOTES

Infrared (15 sec) +220°C

ORDERING GUIDE


Model	Temperature Range	Package Option ²
ADG411BN	-40°C to +85°C	N-16
ADG411BR	-40°C to +85°C	R-16A
ADG411TQ	-55°C to +125°C	Q-16
ADG411BRU	-40°C to +85°C	RU-16
ADG412BN	-40°C to +85°C	N-16
ADG412BR	-40°C to +85°C	R-16A
ADG412TQ	-55°C to +125°C	Q-16
ADG413BN	-40°C to +85°C	N-16
ADG413BR	-40°C to +85°C	R-16A

NOTES

TERMINOLOGY

$V_{ m DD}$	Most positive power supply potential.
V_{SS}	Most negative power supply potential in dual
	supplies. In single supply applications, it may
	be connected to GND.
$V_{\rm L}$	Logic power supply (+5 V).
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
R_{ON}	Ohmic resistance between D and S.
I _S (OFF)	Source leakage current with the switch "OFF."
I _D (OFF)	Drain leakage current with the switch "OFF."
I_D , I_S (ON)	Channel leakage current with the switch "ON."
$V_{D}(V_{S})$	Analog voltage on terminals D, S.
C _S (OFF)	"OFF" switch source capacitance.
C _D (OFF)	"OFF" switch drain capacitance.
C_D , C_S (ON)	"ON" switch capacitance.
t_{ON}	Delay between applying the digital control
	input and the output switching on.
t_{OFF}	Delay between applying the digital control
	input and the output switching off.
t_{D}	"OFF" time or "ON" time measured between
	the 90% points of both switches, when switching
Constalla	from one address state to another.
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result
	of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling
	through an "OFF" switch.
Charge	A measure of the glitch impulse transferred
Injection	from the digital input to the analog output
	during switching.

PIN CONFIGURATION (DIP/SOIC)



CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG411/ADG412/ADG413 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

-4-



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

 $^{^{1}\}mathrm{To}$ order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.

 $^{^2}N$ = Plastic DIP; R = 0.15" Small Outline IC (SOIC); RU= Thin Shrink Small Outline (TSSOP); Q = Cerdip.

Typical Performance Graphs




Figure 1. On Resistance as a Function of V_D (V_S) Dual Supplies




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures




Figure 3. Leakage Currents as a Function of Temperature




Figure 4. On Resistance as a Function of V_D (V_S) Single Supply




Figure 5. Supply Current vs. Input Switching Frequency




Figure 6. Leakage Currents as a Function of V_D (V_S)

ADG411/ADG412/ADG413




Figure 7. Off Isolation vs. Frequency




Figure 8. Crosstalk vs. Frequency

APPLICATION

Figure 9 illustrates a precise, fast, sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an AD711. During the track mode, SW1 is closed and the output $V_{\rm OUT}$ follows the input signal $V_{\rm IN}.$ In the hold mode, SW1 is opened and the signal is held by the hold capacitor $C_{\rm H}.$

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG411/ADG412/ ADG413 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 30 $\mu V/\mu s$.

A second switch, SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp AD711, which will minimize charge injection effects. Pedestal error is also reduced by the compensation network $R_{\rm C}$ and $C_{\rm C}$. This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the ± 10 V input range. Both the acquisition and settling times are 850 ns.






Figure 9. Fast, Accurate Sample-and-Hold


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage



Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay




Test Circuit 6. Charge Injection

ADG411/ADG412/ADG413



Test Circuit 7. Off Isolation

16-Lead Cerdip




Test Circuit 8. Channel-to-Channel Crosstalk


MECHANICAL INFORMATION

Dimensions are shown in inches and (mm)


-8-



16-Lead Plastic DIP (Narrow) (N-16)



16-Lead SOIC (R-16A)



16-Lead TSSOP (RU-16)

