CMOS Low Voltage $2 \Omega$ SPST Switches in SC70 Packages

## ADG741/ADG742

FEATURES<br>1.8 V to 5.5 V Single Supply<br>$2 \Omega$ (Typ) On Resistance<br>Low On-Resistance Flatness<br>-3 dB Bandwidth $\mathbf{~} \mathbf{2 0 0} \mathbf{~ M H z}$<br>Rail-to-Rail Operation<br>6-Lead SC70<br>Fast Switching Times<br>$t_{\text {ON }} 18$ ns<br>$t_{\text {OfF }} 12 \mathrm{~ns}$<br>Typical Power Consumption ( $<0.01 \mu \mathrm{~W}$ )<br>TTL/CMOS Compatible<br>APPLICATIONS<br>Battery Powered Systems<br>Communication Systems<br>Sample Hold Systems<br>Audio Signal Routing<br>Video Switching<br>Mechanical Reed Relay Replacement

## GENERAL DESCRIPTION

The ADG741/ADG742 are monolithic CMOS SPST switches. These switches are designed on an advanced submicron process that provides low power dissipation yet high switching speed, low on resistance, low leakage currents and -3 dB bandwidths of greater than 200 MHz can be achieved.

The ADG741/ADG742 can operate from a single 1.8 V to 5.5 V supply, making it ideal for use in battery-powered instruments and with Analog Devices' new generation of DACs and ADCs.

As can be seen from the Functional Block Diagrams, with a logic input of " 1 " the switch of the ADG741 is closed, while that of the ADG742 is open. Each switch conducts equally well in both directions when ON .

The ADG741/ADG742 are available in 6-lead SC70 package.

REV. 0

[^0]
## FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

## PRODUCT HIGHLIGHTS

1. 1.8 V to 5.5 V Single Supply Operation. The ADG741/ ADG742 offer high performance, including low on resistance and fast switching times and is fully specified and guaranteed with 3 V and 5 V supply rails.
2. Very Low $\mathrm{R}_{\mathrm{ON}}(3 \Omega \max$ at $5 \mathrm{~V}, 5 \Omega$ max at 3 V ). At 1.8 V operation, $\mathrm{R}_{\mathrm{ON}}$ is typically $40 \Omega$ over the temperature range.
3. On-Resistance Flatness $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}(1 \Omega \max )$.
4. -3 dB Bandwidth $>200 \mathrm{MHz}$.
5. Low Power Dissipation. CMOS construction ensures low power dissipation.
6. Fast $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$
7. Tiny 6-Lead SC70 package.

| Parameter | B Version |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On-Resistance Flatness ( $\left.\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}\right)$ |  | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 4 \\ & 1.0 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} ; \\ & \text { Test Circuit } 1 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS ${ }^{2}$ <br> Source OFF Leakage $\mathrm{I}_{\mathrm{S}}$ (OFF) <br> Drain OFF Leakage $\mathrm{I}_{\mathrm{D}}(\mathrm{OFF})$ <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \end{aligned}$ | $\begin{aligned} & \pm 0.35 \\ & \pm 0.35 \\ & \pm 0.35 \end{aligned}$ | nA typ nA max nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V} \end{aligned}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text {, or } 4.5 \mathrm{~V} \text {; }$ <br> Test Circuit 3 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ | 0.005 | $\begin{gathered} 2.4 \\ 0.8 \\ \\ \pm 0.1 \end{gathered}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $\mathrm{t}_{\mathrm{OFF}}$ <br> Charge Injection <br> Off Isolation <br> Bandwidth - 3 dB <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | 12 <br> 8 <br> 5 <br> -55 <br> $-75$ <br> 200 <br> 17 <br> 17 <br> 38 | 18 12 | ns typ <br> ns max <br> ns typ <br> ns max <br> pC typ <br> dB typ <br> dB typ <br> MHz typ <br> pF typ <br> pF typ <br> pF typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$; Test Circuit 4 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$; Test Circuit 4 <br> $\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; <br> Test Circuit 5 $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ <br> Test Circuit 6 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ;$ <br> Test Circuit 7 |
| POWER REQUIREMENTS $\mathrm{I}_{\mathrm{DD}}$ | 0.001 | 1.0 | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature ranges are as follows: B Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

## SPECIFICATIONS ${ }^{1}$

| Parameter | $B$ Version |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) On-Resistance Flatness ( $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ ) | $\begin{aligned} & 3.5 \\ & 5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 6 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} ;$ <br> Test Circuit 1 <br> $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
| LEAKAGE CURRENTS ${ }^{2}$ <br> Source OFF Leakage IS (OFF) <br> Drain OFF Leakage $\mathrm{I}_{\mathrm{D}}$ (OFF) <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \end{aligned}$ | $\begin{aligned} & \pm 0.35 \\ & \pm 0.35 \\ & \pm 0.35 \end{aligned}$ | nA typ nA max nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V} \end{aligned}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text {, or } 3 \mathrm{~V} \text {; }$ <br> Test Circuit 3 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ | 0.005 | $\begin{array}{r} 2.0 \\ 0.4 \\ \\ \pm 0.1 \end{array}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $\mathrm{t}_{\mathrm{OFF}}$ <br> Charge Injection <br> Off Isolation <br> Bandwidth -3 dB <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | 14 <br> 8 <br> 4 <br> -55 <br> -75 <br> 200 <br> 17 <br> 17 <br> 38 | 20 13 | ns typ <br> ns max <br> ns typ <br> ns max <br> pC typ <br> dB typ <br> dB typ <br> MHz typ <br> pF typ <br> pF typ <br> pF typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> $\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V}$, Test Circuit 4 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> $\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V}$, Test Circuit 4 <br> $\mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; <br> Test Circuit 5 $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ; \end{aligned}$ <br> Test Circuit 6 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ;$ <br> Test Circuit 7 |
| POWER REQUIREMENTS $\mathrm{I}_{\mathrm{DD}}$ | 0.001 | 1.0 | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } 3 \mathrm{~V} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature ranges are as follows: B Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

## ADG741/ADG742

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)
V ${ }_{\text {DD }}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V
Analog, Digital Inputs ${ }^{2}$. . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , Whichever Occurs First
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . . 30 mA
Peak Current, S or D
100 mA
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max)
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
SC70 Package
$\theta_{\mathrm{JA}}$ Thermal Impedance . . . . . . . . . . . . . . . . . . . . $332^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\text {JC }}$ Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . $120^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$
ESD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 kV

## NOTES

${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.
${ }^{2}$ Overvoltages at $\mathrm{IN}, \mathrm{S}$ or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Table I. Truth Table

| ADG741 In | ADG742 In | Switch Condition |
| :--- | :--- | :--- |
| 0 | 1 | OFF |
| 1 | 0 | ON |

## ORDERING GUIDE

| Model | Temperature Range | Brand $^{*}$ | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADG741BKS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SFB | SC70 | KS-6 |
| ADG742BKS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SGB | SC70 | KS-6 |

*Brand $=$ Brand on these packages is limited to three characters due to space constraints.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG741/ADG742 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS

## 6-Lead Plastic Surface Mount (SC70)


NC = NO CONNECT

## TERMINOLOGY

| $\mathrm{V}_{\mathrm{DD}}$ | Most Positive Power Supply Potential. |
| :---: | :---: |
| GND | Ground (0 V) Reference. |
| S | Source Terminal. May be an input or output. |
| D | Drain Terminal. May be an input or output. |
| IN | Logic Control Input. |
| $\mathrm{R}_{\mathrm{ON}}$ | Ohmic Resistance Between D and S. |
| $\mathrm{R}_{\text {FLAT(ON) }}$ | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| $\mathrm{I}_{\mathrm{S}}(\mathrm{OFF})$ | Source Leakage Current with the Switch "OFF." |
| $\mathrm{I}_{\mathrm{D}}$ (OFF) | Drain Leakage Current with the Switch "OFF." |
| $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | Channel Leakage Current with the Switch "ON." |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ | Analog Voltage on Terminals D, S. |
| $\mathrm{C}_{\text {S }}$ (OFF) | "OFF" Switch Source Capacitance. |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | "OFF" Switch Drain Capacitance. |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | "ON" Switch Capacitance. |
| $\mathrm{t}_{\mathrm{ON}}$ | Delay between applying the digital control input and the output switching on. See Test Circuit 4. |
| $\mathrm{t}_{\text {OFF }}$ | Delay between applying the digital control input and the output switching off. |
| Off Isolation | A measure of Unwanted Signal Coupling Through an "OFF" Switch. |
| Charge <br> Injection | A measure of the glitch impulse transferred from the digital input to the analog output during switching. |
| Bandwidth | The frequency at which the output is attenuated by -3 dBs . |
| On Response | The frequency response of the "ON" switch. |
| On Loss | The voltage drop across the "ON" switch seen on the On Response vs. Frequency plot as how many dBs the signal is away from 0 dB at very low frequencies. |

## ADG741/ADG742-Typical Performance Characteristics



TPC 1. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ Single Supplies


TPC 2. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures $V_{D D}=3 \mathrm{~V}$


TPC 3. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures $V_{D D}=5 \mathrm{~V}$


TPC 4. Supply Current vs. Input Switching Frequency


TPC 5. Off Isolation vs. Frequency


TPC 6. On Response vs. Frequency

## Test Circuits



Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage


Test Circuit 4. Switching Times


Test Circuit 5. Charge Injection


Test Circuit 6. Off Isolation


Test Circuit 7. Bandwidth

## ADG741/ADG742

## APPLICATIONS INFORMATION

The ADG741/ADG742 belongs to Analog Devices' new family of CMOS switches. This series of general-purpose switches have improved switching times, lower on resistance, higher bandwidth, low power consumption and low leakage currents.

## ADG741/ADG742 Supply Voltages

Functionality of the ADG741/ADG742 extends from 1.8 V to 5.5 V single supply, which makes it ideal for battery-powered instruments, where important design parameters are power efficiency and performance.
It is important to note that the supply voltage effects the input signal range, the on resistance, and the switching times of the part. By looking at the typical performance characteristics and the specifications, the effects of the power supplies can be clearly seen.

For $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ operation, $\mathrm{R}_{\mathrm{ON}}$ is typically $40 \Omega$ over the temperature range.

## On Response vs. Frequency

Figure 1 illustrates the parasitic components that affect the ac performance of CMOS switches (the switch is shown surrounded by a box). Additional external capacitances will further degrade some performance. These capacitances affect feedthrough, crosstalk and system bandwidth.


Figure 1. Switch Represented by Equivalent Parasitic Components
The transfer function that describes the equivalent diagram of the switch (Figure 1) is of the form (A)s shown below.

$$
A(s)=R_{T}\left[\frac{s\left(R_{O N} C_{D S}\right)+1}{s\left(R_{O N} C_{T} R_{T}\right)+1}\right]
$$

where:
$C_{T}=\mathrm{C}_{\mathrm{LOAD}}+\mathrm{C}_{\mathrm{D}}+\mathrm{C}_{\mathrm{DS}}$
$R_{T}=\mathrm{R}_{\mathrm{LOAD}} /\left(\mathrm{R}_{\mathrm{LOAD}}+\mathrm{R}_{\mathrm{ON}}\right)$

The signal transfer characteristic is dependent on the switch channel capacitance, $C_{D S}$. This capacitance creates a frequency zero in the numerator of the transfer function $A(s)$. Because the switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with $\mathrm{C}_{\mathrm{DS}}$ and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of $\mathrm{A}(\mathrm{s})$.
The dominant effect of the output capacitance, $C_{D}$, causes the pole breakpoint frequency to occur first. Therefore, in order to maximize bandwidth a switch must have a low input and output capacitance and low on resistance. The On Response vs. Frequency plot for the ADG741/ADG742 can be seen in TPC 6.

## Off Isolation

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance, $C_{D S}$, couples the input signal to the output load, when the switch is off, as shown in Figure 2.


Figure 2. Off Isolation Is Affected by External Load Resistance and Capacitance
The larger the value of $\mathrm{C}_{\mathrm{DS}}$, larger values of feedthrough will be produced. The typical performance characteristic graph of TPC 5 illustrates the drop in off-isolation as a function of frequency. From dc to roughly 1 MHz , the switch shows better than -75 dB isolation. Up to frequencies of 10 MHz , the off isolation remains better than -55 dB . As the frequency increases, more and more of the input signal is coupled through to the output. Off-isolation can be maximized by choosing a switch with the smallest $C_{D S}$ as possible. The values of load resistance and capacitance affect off isolation also, as they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.

$$
A(s)=\left[\frac{s\left(R_{L O A D} C_{D S}\right)}{s\left(R_{L O A D}\right)\left(C_{T}\right)+1}\right]
$$


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

