

$2 \ \Omega \ CMOS \pm 5 \ V/5 \ V, \ SPST \ Switches$


ADG601/ADG602

FEATURES

Low On Resistance 2.5 Ω Max <0.6 Ω On Resistance Flatness Dual ±2.7 V to ±5.5 V or Single 2.7 V to 5.5 V Supplies Rail-to-Rail Input Signal Range Tiny 6-Lead SOT-23 and 8-Lead Micro-SOIC Packages Low Power Consumption TTL/CMOS-Compatible Inputs

APPLICATIONS

Automatic Test Equipment Power Routing Communication Systems Data Acquisition Systems Sample and Hold Systems Avionics Relay Replacement Battery-Powered Systems



FUNCTIONAL BLOCK DIAGRAMS

SWITCHES SHOWN FOR A LOGIC "1" INPUT

GENERAL DESCRIPTION

The ADG601/ADG602 are monolithic CMOS SPST (Single Pole, Single Throw) switches with On Resistance typically less than 2.5 Ω . The Low On Resistance flatness makes the ADG601/ADG602 ideally suited to many applications, particularly those requiring low distortion. These switches are ideal for replacements for mechanical relays because they are more reliable, have lower power requirements, and package size is much smaller.

The ADG601 is a normally open (NO) switch, while the ADG602 is normally closed (NC). Each switch conducts equally well in both directions when ON, with the input signal range extending to the supply rails.

They are available in tiny 6-lead SOT-23 and 8-lead Micro-SOIC packages.

Table I. Truth Table

ADG601 In	ADG602 In	Switch Condition
0	1	OFF
1	0	ON

PRODUCT HIGHLIGHTS

- 1. Low On Resistance (2 Ω typical)
- 2. Dual ± 2.7 V to ± 5.5 V or Single 2.7 V to 5.5 V Supplies
- 3. Tiny 6-lead SOT-23 and 8-lead Micro-SOIC Packages
- 4. Rail-to-Rail Input Signal Range

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2001

ADG601/ADG602-SPECIFICATIONS

DUAL SUPPLY ($V_{DD} = 5 V \pm 10\%$, $V_{SS} = -5 V \pm 10\%$, GND = 0 V, unless otherwise noted.)

	B Version -40°C				
Parameter	25°C	to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		V _{SS} to V _{DD}	V		
		00 22		$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$	
On Resistance (R _{ON})	2		Ω typ	$V_{\rm S} = \pm 4.5 \text{ V}, I_{\rm S} = -10 \text{ mA};$	
	2.5	5.5	Ωmax	Test Circuit 1	
On-Resistance Flatness (R _{FLAT(ON)})	0.35		Ω typ	$V_{\rm S} = \pm 3.3 \text{ V}, I_{\rm S} = -10 \text{ mA}$	
	0.4	0.6	Ω max		
LEAKAGE CURRENTS					
				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{\rm S} = +4.5 \text{ V/}-4.5 \text{ V}, V_{\rm D} = -4.5 \text{ V/}+4.5 \text{ V};$	
	±0.25	± 1	nA max	Test Circuit 2	
Drain OFF Leakage I _D (OFF)	±0.01		nA typ	$V_{\rm S}$ = +4.5 V/-4.5 V, $V_{\rm D}$ = -4.5 V/+4.5 V;	
	±0.25	± 1	nA max	Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	±0.01		nA typ	$V_{\rm S} = V_{\rm D} = +4.5$ V, or -4.5 V;	
	±0.25	± 1	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4		V min	
Input Low Voltage, V _{INL}		0.8		V max	
Input Current					
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.1	μA max		
C _{IN} , Digital Input Capacitance	2		pF typ		
DYNAMIC CHARACTERISTICS ²					
t _{ON}	80		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
	120	155	ns max	$V_{\rm S}$ = 3.3 V; Test Circuit 4	
t _{OFF}	45		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$	
	75	90	ns max	$V_s = 3.3 V$; Test Circuit 4	
Charge Injection	250		pC typ	$V_s = 0 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; Test Circuit 5	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 6	
Bandwidth –3 dB	180		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 7	
C _s (OFF)	50		pF typ	f = 1 MHz	
$C_{\rm D}$ (OFF)	50		pF typ	f = 1 MHz	
$C_D, C_S(ON)$	145		pF typ	f = 1 MHz	
POWER REQUIREMENTS					
				V_{DD} = +5.5 V, V_{SS} = -5.5 V	
I _{DD}	0.001		μA typ	Digital Inputs = $0 \text{ V or } 5.5 \text{ V}$	
		1.0	μA max		
I _{SS}	0.001		μA typ	Digital Inputs = $0 \text{ V or } 5.5 \text{ V}$	
		1.0	μA max		

NOTES

¹Temperature range is as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

SINGLE SUPPLY¹ ($V_{DD} = 5 V \pm 10\%$, $V_{SS} = 0 V$, GND = 0 V, unless otherwise noted.)

	B Version -40°C				
Parameter	25°C	to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V_{DD}	V		
			_	$V_{DD} = 4.5 V$	
On Resistance (R _{ON})	3.5	0	Ω typ	$V_{\rm S} = 0$ V to 4.5 V, $I_{\rm S} = -10$ mA;	
On-Resistance Flatness (R _{FLAT(ON)})	5 0.2	8 0.2	Ω max Ω typ	Test Circuit 1 $V_{s} = 1.5$ V to 3.3 V, $I_{s} = -10$ mA	
On Resistance Flattess (RELATION)	0.2	0.35	Ω max		
LEAKAGE CURRENTS					
				$V_{DD} = 5.5 V$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V}/4.5 \text{ V};$	
	±0.25	± 1	nA max	Test Circuit 2	
Drain OFF Leakage I _D (OFF)	$\pm 0.01 \\ \pm 0.25$	±1	nA typ nA max	$V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/4.5 V};$ Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	± 0.25 ± 0.01	Ξ1	nA max nA typ	$V_{\rm S} = V_{\rm D} = 4.5 \text{ V, or } 1 \text{ V;}$	
Chaliner Oly Leakage ID, IS (Oly)	± 0.01 ± 0.25	± 1	nA typ	$v_{\rm S} = v_{\rm D} = 4.5$ v, of 1 v, Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
	2	± 0.1	µA max		
C _{IN} , Digital Input Capacitance	2		pF typ		
DYNAMIC CHARACTERISTICS ²					
t _{ON}	110	200	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	220 50	280	ns max	$V_s = 3.3 V$; Test Circuit 4 $R_L = 300 \Omega$, $C_L = 35 pF$	
t _{OFF}	80	110	ns typ ns max	$V_{\rm S} = 3.3 \text{ V}; \text{ Test Circuit 4}$	
Charge Injection	20	110	pC typ	$V_s = 0.5$ V, Test Circuit 4 $V_s = 0$ V, $R_s = 0 \Omega$, $C_L = 1$ nF, Test Circuit 5	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, Test Circuit 6	
Bandwidth –3 dB	180		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 7	
C _s (OFF)	50		pF typ	f = 1 MHz	
C _D (OFF)	50		pF typ	f = 1 MHz	
$C_D, C_S(ON)$	145		pF typ	f = 1 MHz	
POWER REQUIREMENTS					
_				$V_{DD} = 5.5 V$	
I _{DD}	0.001		μA typ	Digital Inputs = 0 V or 5.5 V	
		1.0	μA max		

NOTES

¹Temperature range is as follows: B Version: -40°C to +85°C. ²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = 25^{\circ}C \text{ unless otherwise noted})$
V _{DD} to V _{SS} 13 V
V_{DD} to GND $\ldots \ldots \ldots$
V_{SS} to GND \ldots
Analog Inputs ² V_{SS} –0.3 V to V_{DD} +0.3 V
Digital Inputs ² -0.3 V to V _{DD} $+0.3$ V
or 30 mA, whichever occurs first
Continuous Current, S or D 100 mA
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle Max) 200 mA
Operating Temperature Range
Industrial (B Version) -40° C to $+85^{\circ}$ C
Storage Temperature Range -65° C to $+150^{\circ}$ C
Junction Temperature 150°C
Micro-SOIC Package
θ_{JA} Thermal Impedance 206°C/W
θ_{JC} Thermal Impedance 44°C/W
SOT_23 Package
θ_{JA} Thermal Impedance 229.6°C/W
θ_{JC} Thermal Impedance
Lead Temperature, Soldering (10 seconds) 300°C
IR Reflow, Peak Temperature 220°C


NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


²Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATIONS

6-Lead Plastic Surface Mount (SOT_23) (RT-6)



8-Lead Small Outline Micro-SOIC (RM-8)



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding Information*
ADG601BRT	–40°C to +85°C	Plastic Surface-Mount (SOT_23)	RT-6	STB
ADG601BRM	–40°C to +85°C	Micro Small Outline (Micro-SOIC)	RM-8	STB
ADG602BRT	–40°C to +85°C	Plastic Surface-Mount (SOT_23)	RT-6	SUB
ADG602BRM	–40°C to +85°C	Micro Small Outline (Micro-SOIC)	RM-8	SUB

*Branding on SOT_23 and Micro-SOIC packages is limited to three characters due to space constraints.


CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG601/ADG602 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




TERMINOLOGY		
V _{DD}	Most Positive Power Supply Potential	
V _{SS}	Most Negative Power Supply Potential	
I _{DD}	Positive Supply Current	
I _{SS}	Negative Supply Current	
GND	Ground (0 V) Reference	
S	Source Terminal. May be an input or output.	
D	Drain Terminal. May be an input or output.	
IN	Logic Control Input	
$V_{\rm D}$ (V _S)	Analog Voltage on Terminals D, S	
R _{ON}	Ohmic Resistance Between D and S	
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured	
	over the specified analog signal range.	
I _S (OFF)	Source Leakage Current with the Switch "OFF"	
I _D (OFF)	Drain Leakage Current with the Switch "OFF"	
$I_D, I_S (ON)$	Channel Leakage Current with the Switch "ON"	
V _{INL}	Maximum Input Voltage for Logic "0"	
V _{INH}	Minimum Input Voltage for Logic "1"	
$I_{INL}(I_{INH})$	Input Current of the Digital Input	
C _S (OFF)	"OFF" Switch Source Capacitance. Measured with reference to ground.	
C _D (OFF)	"OFF" Switch Drain Capacitance. Measured with reference to ground.	
$C_D, C_S(ON)$	"ON" Switch Capacitance. Measured with reference to ground.	
C _{IN}	Digital Input Capacitance	
t _{ON}	Delay Between Applying the Digital Control Input and the Output Switching On.	
t _{OFF}	Delay Between Applying the Digital Control Input and the Output Switching Off.	
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.	
Off Isolation	A measure of unwanted signal coupling through an "OFF" Switch.	
On Response	Frequency Response of the "ON" Switch	
Insertion Loss	Loss Due to the ON Resistance of the Switch	


Typical Performance Characteristics



TPC 1. On Resistance vs. $V_D(V_S)$ (Dual Supply)




TPC 2. On Resistance vs. $V_D(V_S)$ (Single Supply)




TPC 3. On Resistance vs. $V_D(V_S)$ for Different Temperatures (Dual Supply)


ADG601/ADG602-Typical Performance Characteristics (continued)




TPC 4. On Resistance vs. V_D(V_S) for Different Temperatures (Single Supply)





TPC 5. Leakage Currents vs. Temperature (Single Supply)



TPC 6. Leakage Currents vs. Temperature (Dual Supply)








TPC 7. Charge Injection vs. Source Voltage


TPC 8. t_{ON}/t_{OFF} Times vs. Temperature


TPC 9. Off Isolation vs. Frequency



TPC 10. On Response vs. Frequency

TEST CIRCUITS







Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage



Test Circuit 4. Switching Times








OFF ISOLATION = 20 LOG $\frac{V_{OUT}}{V_S}$

Test Circuit 6. Off Isolation




INSERTION LOSS = 20 LOG $\frac{V_{OUT} \text{ WITH SWITCH}}{V_{S} \text{ WITHOUT SWITCH}}$

Test Circuit 7. Bandwidth

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead Micro-SOIC (RM-8)



6-Lead Plastic Mount SOT-23 (RT-6)

