

Microcomputer Components

8-Bit CMOS Microcontroller

C515

Data Sheet 08.97

C515 Data Sheet Revision History: Previous Version:		Current Version: 1997-08-01	
		none (Original Version)	
PagePage(in previous(in currentVersion)Version)		Subjects (major changes since last revision)	

Edition 1997-08-01 Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1997. All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems² with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

SIEMENS


8-Bit CMOS Microcontroller

Advance Information

Data Sheet

- Full upward compatibility with SAB 80C515
- Up to 24 MHz external operating frequency
 500ns instruction cycle at 24 MHz operation
- 8K byte on-chip ROM (with optional ROM protection)
 alternatively up to 64K byte external program memory
- Up to 64K byte external data memory
- 256 byte on-chip RAM
- Six 8-bit parallel I/O ports
- One input port for analog/digital input
- Full duplex serial interface (USART)
 - 4 operating modes, fixed or variable baud rates
- Three 16-bit timer/counters
 - Timer 0 / 1 (C501 compatible)
 - Timer 2 for 16-bit reload, compare, or capture functions

(more features on next page)



C515 Functional Units

Semiconductor Group

- 8-bit A/D converter
 - 8 multiplexed analog inputs
 - Programmable reference voltages
- 16-bit watchdog timer
- Power saving modes
 - Idle mode
 - Slow down mode (can be combined with idle mode)
 - Software power-down mode
- 12 interrupt sources (7 external, 5 internal) selectable at four priority levels
- On-chip emulation support logic (Enhanced Hooks Technology [™])
- ALE switch-off capability
- P-MQFP-80-1 package
- Temperature Ranges : SAB-C515 $T_A = 0$ to 70 °C

SAF-C515 $T_A = -40$ to 85 °C SAH-C515 $T_A = -40$ to 110 °C (max. operating frequency: 16 MHz)

The C515 is an upward compatible version of the SAB 80C515A 8-bit microcontroller which additionally provides ALE switch-off capability, on-chip emulation support, ROM protection, and slow down mode capability. With a maximum external clock rate of 24 MHz it achieves a 500 ns instruction cycle time (1 μ s at 12 MHz). The C515 is mounted in a P-MQFP-80 package.

Туре	Ordering Code	Package	Description (8-Bit CMOS microcontroller)
SAB-C515-1RM SAB-C515-1R24M	Q67127-DXXXX Q67127-DXXXX	P-MQFP-80-1 P-MQFP-80-1	with mask programmable ROM (16 MHz) with mask programmable ROM (24 MHz)
SAF-C515-1RM	Q67127-DXXXX	P-MQFP-80-1	with mask programmable ROM (16 MHz) ext. temp. – 40 °C to 85 °C
SAF-C515-1R24M	Q67127-DXXXX	P-MQFP-80-1	with mask programmable ROM (24 MHz) ext. temp. – 40 °C to 85 °C
SAB-C515-LM SAB-C515-L24M	Q67127-C1030 Q67127-C1032	P-MQFP-80-1 P-MQFP-80-1	for external memory (16 MHz) for external memory (24 MHz
SAF-C515-LM	Q67127-C1031	P-MQFP-80-1	for external memory (16 MHz) ext. temp. – 40 °C to 85 °C
SAF-C515-L24M	Q67127-C1081	P-MQFP-80-1	for external memory (24 MHz) ext. temp. – 40 °C to 85 °C

Ordering Information

Note: Versions for extended temperature ranges – 40 °C to 110 °C (SAH-C515C-LM and SAH-C515-1RM) are available on request. The ordering number of ROM types (DXXXX extensions) is defined after program release (verification) of the customer.

SIEMENS




Figure 2 Logic Symbol

Additional Literature

For further information about the C515 the following literature is available:

Title	Ordering Number
C515 8-Bit CMOS Microcontroller User's Manual	B158-H7049-X-X-7600
C500 Microcontroller Family Architecture and Instruction Set User's Manual	B158-H6987-X-X-7600
C500 Microcontroller Family - Pocket Guide	B158-H6986-X-X-7600




Figure 3 C515 Pin Configuration (P-MQFP-80 Package, Top View)

6

Table 1

Pin Definitions and Functions

Symbol	Pin Number (P-MQFP-80)	I/O*)	Function	
RESET	1	I	RESET A low level on this pin for the duration of two machine cycles while the oscillator is running resets the C515. A small internal pullup resistor permits power-on reset using only a capacitor connected to V _{SS} .	
VAREF	3	-	Reference voltage for the A/D converter	
VAGND	4	-	Reference ground for the A/D converter	
P6.0-P6.7	12-5	I	Reference ground for the A/D converter Port 6 is an 8-bit unidirectional input port to the A/D converter. Port pins can be used for digital input, if voltage levels simultaneously meet the specifications for high/low input voltages and for the eight multiplexed analog inputs.	

*) I = Input O = Output

Symbol	Pin Number (P-MQFP-80)	I/O*)	Function		
P3.0-P3.7	15-22	I/O	Port 3		
			is an 8-bit quasi-bidirectional I/O port with inter- resistors. Port 3 pins that have 1's written to pulled high by the internal pullup resistors, and state can be used as inputs. As inputs, port 3 externally pulled low will source current (I_{IL} , characteristics) because of the internal pullup Port 3 also contains the interrupt, timer, serial external memory strobe pins that are used by options. The output latch corresponding to a function must be programmed to a one (1) for function to operate. The secondary functions		
				e pins of port 3 as follows:	
	15		P3.0 / RxD	Receiver data input (asynch.) or data input/output (synch.) of serial interface	
	16		P3.1 / TxD	Transmitter data output (asynch.) or clock output (synch.) of serial interface	
	17		P3.2 / INTO	External interrupt 0 input / timer 0 gate control input	
	18		P3.3 / INT1	External interrupt 1 input / timer 1 gate control input	
	19		P3.4 / T0	Timer 0 counter input	
	20		P3.5 / T1	Timer 1 counter input	
	21		P3.6 / WR	WR control output; latches the data byte from port 0 into the external data memory	
	22		P3.7 / RD	RD control output; enables the external data memory	

*) I = Input O = Output

Symbol	Pin Number (P-MQFP-80)	I/O*)	Function			
P1.0 - P1.7	31-24	I/O	Port 1			
			is an 8-bit quasi-bidirectional I/O port with internal pullup			
			resistors. Port 1 pins	s that have 1's written to them are		
				nternal pullup resistors, and in that		
				s inputs. As inputs, port 1 pins being		
				v will source current (I_{IL} , in the DC		
				ause of the internal pullup resistors.		
			-	the low-order address byte during		
				. Port 1 also contains the interrupt,		
				and compare pins that are used by		
			-	e output latch corresponding to a		
			secondary function must be programmed to a one (1) for			
			that function to operate (except when used for the compare functions). The secondary functions are			
			assigned to the port	•		
	31		P1.0 / INT3/CC0	Interrupt 3 input /		
	01			compare 0 output /		
				capture 0 input		
	30		P1.1 / INT4 / CC1	Interrupt 4 input /		
				compare 1 output /		
				capture 1 input		
	29		P1.2 / INT5 / CC2	Interrupt 5 input /		
				compare 2 output /		
				capture 2 input		
	28		P1.3 / INT6 / CC3	Interrupt 6 input /		
				compare 3 output /		
				capture 3 input		
	27		P1.4 / INT2	Interrupt 2 input		
	26		P1.5 / T2EX	Timer 2 external reload /		
				trigger input		
	25		P1.6 / CLKOUT	System clock output		
	24		P1.7 / T2	Counter 2 input		
V _{SS}	34	-	Ground (0 V)			
V _{CC}	33, 69	-	Supply voltage			
			during normal, idle,	and power-down operation.		

*) I = Input O = Output

Symbol	Pin Number (P-MQFP-80)	I/O*)	Function
XTAL2	36	-	 XTAL2 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed.
XTAL1	37	-	XTAL1 Output of the inverting oscillator amplifier.
P2.0-P2.7	38-45	I/O	Port 2 is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current (<i>I</i> _{IL} , in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullup resistors when issuing 1's. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.
PSEN	47	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. The signal remains high during internal program execution.
ALE	48	0	The Address Latch enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periods, except during an external data memory access.

*) I = Input O = Output

Semiconductor Group

10

C515


Symbol	Pin Number (P-MQFP-80)	I/O*)	Function
ĒĀ	49	I	External Access Enable When held high, the C515 executes instructions from the internal ROM (C515-1R) as long as the program counter is less than 2000 _H . When held low, the C515 fetches all instructions from ext. program memory. For the C515-L this pin must be tied low.
P0.0-P0.7	52-59	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pullup resistors when issuing 1's. Port 0 also outputs the code bytes during program verification in the C515-1R. External pullup resistors are required during program verification.
P5.ß-P5.7	67-60	I/O	Port 5 is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 5 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current ($I_{\rm IL}$, in the DC characteristics) because of the internal pullup resistors.
P4.0-P4.7	72-74, 76-80	I/O	Port 4 is an 8-bit quasi-bidirectional I/O port with internal pull- up resistors. Port 4 pins that have 1's written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (I_{IL} , in the DC characteristics) because of the internal pull-up resistors.
PE	75	I	Power saving mode enable A low level on this pin allows the software to enter the power saving modes (idle mode and power down mode). When PE is held at high level it is impossible to enter the power saving modes. When left unconnected this pin is pulled high by a weak internal pull-up resistor.

*) I = Input O = Output

Semiconductor Group

Symbol	Pin Number (P-MQFP-80)	I/O*)	Function
N.C.	2, 13, 14, 23, 32, 35, 46, 50, 51, 68, 70, 71	_	Not connected These pins of the P-MQFP-80 package must not be connected.

*) I = Input O = Output






CPU

The C515 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15% three-byte instructions. With a 6 MHz crystal, 58% of the instructions are executed in $1.0\mu s$ (10 MHz: 600).

Special Function Register PSW (Address D0_H)

Reset Value : 00H



Bit	Function	Function					
CY		Carry Flag Used by arithmetic instruction.					
AC		Auxiliary Carry Flag Used by instructions which execute BCD operations.					
F0	General F	Purpose Fl	ag				
RS1 RS0	•	Register Bank select control bits These bits are used to select one of the four register banks.					
	RS1	RS0	Function				
	0	0	Bank 0 selected, data address 00 _H -07 _H				
	0	1	Bank 1 selected, data address 08 _H -0F _H				
	1	0	Bank 2 selected, data address 10 _H -17 _H				
	1	1	Bank 3 selected, data address 18 _H -1F _H				
OV		Overflow Flag Used by arithmetic instruction.					
F1	General F	General Purpose Flag					
P		ed by har	dware after each instruction to indicate an odd/even s in the accumulator, i.e. even parity.				

Memory Organization

The C515 CPU manipulates data and operands in the following four address spaces:

- up to 64 Kbyte of internal/external program memory
- up to 64 Kbyte of external data memory
- 256 bytes of internal data memory
- a 128 byte special function register area

Figure 5 illustrates the memory address spaces of the C515.






Figure 5 C515 Memory Map

Reset and System Clock

The reset input is an active low input at pin RESET. Since the reset is synchronized internally, the RESET pin must be held low for at least two machine cycles (24 oscillator periods) while the oscillator is running. A pullup resistor is internally connected to $V_{\rm CC}$ to allow a power-up reset with an external capacitor only. An automatic reset can be obtained when $V_{\rm CC}$ is applied by connecting the RESET pin to $V_{\rm SS}$ via a capacitor. **Figure 6** shows the possible reset circuitries.





SIEMENS




Figure 7 shows the recommended oscillator circuitries for crystal and external clock operation.

Figure 7 Recommended Oscillator Circuitries

Semiconductor Group

$Downloaded \ from \ \underline{Elcodis.com} \ electronic \ components \ distributor$

Enhanced Hooks Emulation Concept

The Enhanced Hooks Emulation Concept of the C500 microcontroller family is a new, innovative way to control the execution of C500 MCUs and to gain extensive information on the internal operation of the controllers. Emulation of on-chip ROM based programs is possible, too.

Each production chip has built-in logic for the support of the Enhanced Hooks Emulation Concept. Therefore, no costly bond-out chips are necessary for emulation. This also ensure that emulation and production chips are identical.

The Enhanced Hooks Technology^{™ 1)}, which requires embedded logic in the C500 allows the C500 together with an EH-IC to function similar to a bond-out chip. This simplifies the design and reduces costs of an ICE-system. ICE-systems using an EH-IC and a compatible C500 are able to emulate all operating modes of the different versions of the C500 microcontrollers. This includes emulation of ROM, ROM with code rollover and ROMless modes of operation. It is also able to operate in single step mode and to read the SFRs after a break.




Figure 8

Basic C500 MCU Enhanced Hooks Concept Configuration

Port 0, port 2 and some of the control lines of the C500 based MCU are used by Enhanced Hooks Emulation Concept to control the operation of the device during emulation and to transfer informations about the programm execution and data transfer between the external emulation hardware (ICE-system) and the C500 MCU.

^{1 &}quot;Enhanced Hooks Technology" is a trademark and patent of Metalink Corporation licensed to Siemens.

Special Function Registers

The registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 59 special function registers (SFRs) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. All SFRs with addresses where address bits 0-2 are 0 (e.g. 80_H , 88_H , 90_H , 98_H , ..., $F8_H$, FF_H) are bitaddressable.

The SFRs of the C515 are listed in **table 2** and **table 3**. In **table 2** they are organized in groups which refer to the functional blocks of the C515. **Table 3** illustrates the contents of the SFRs in numeric order of their addresses.

Table 2 **Special Function Registers - Functional Blocks**

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP SYSCON	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer System Control Register	E0H ¹⁾ F0H ¹⁾ 83H 82H D0H ¹⁾ 81H B1H	00 _H 00 _H 00 _H 00 _H 00 _H 07 _H XX1X XXXX _B ³⁾
A/D- Converter	ADCON ²⁾ ADDAT DAPR	A/D Converter Control Register A/D Converter Data Register A/D Converter Program Register	D8H ¹⁾ D9H DAH ⁴⁾	00X0 0000B ³⁾ 00 _H 00 _H
Interrupt System	IEN0 ²⁾ IEN1 ²⁾ IP0 ²⁾ IP1 IRCON TCON ²⁾ T2CON ²⁾ SCON ²⁾	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register Serial Channel Control Register	A8H ¹⁾ B8H ¹⁾ A9H B9H C0H ¹⁾ 88H ¹⁾ C8H ¹⁾ 98H ¹⁾	00 _H 00 _H X000 0000 _B ³⁾ XX00 0000 _B ³⁾ 00 _H 00 _H 00 _H 00 _H
Timer 0/ Timer 1	TCON ²⁾ TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 _H ¹⁾ 8C _H 8D _H 8A _H 8B _H 89 _H	00 _H 00 _H 00 _H 00 _H 00 _H
Compare/ Capture Unit / Timer 2	CCEN CCH1 CCH2 CCH3 CCL1 CCL2 CCL3 CRCH CRCL TH2 TL2 TL2 T2CON ²⁾	Comp./Capture Enable Reg. Comp./Capture Reg. 1, High Byte Comp./Capture Reg. 2, High Byte Comp./Capture Reg. 3, High Byte Comp./Capture Reg. 1, Low Byte Comp./Capture Reg. 2, Low Byte Comp./Capture Reg. 3, Low Byte Com./Rel./Capt. Reg. High Byte Com./Rel./Capt. Reg. Low Byte Timer 2, High Byte Timer 2, Low Byte Timer 2 Control Register	$\begin{array}{c} C^{1}H\\ C^{3}H\\ C^{5}H\\ C^{7}H\\ C^{2}H\\ C^{4}H\\ C^{6}H\\ C^{6}H\\ C^{8}H\\ C^{1}\\ C^{6}H\\ $	00H 00H 00H 00H 00H 00H 00H 00H 00H 00H

1) Bit-addressable special function registers

2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
3) "X" means that the value is undefined and the location is reserved

Semiconductor Group

Table 2 Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Ports	P0 P1 P2 P3 P4 P5 P6	Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6, Analog/Digital Input	80H ¹⁾ 90H ¹⁾ A0H ¹⁾ B0H ¹ E8H ¹⁾ F8H ¹⁾ DB _H	FF _H FF _H FF _H FF _H FF _H -
Serial Channel	ADCON ²⁾ PCON ²⁾ SBUF SCON ²⁾	A/D Converter Control Register Power Control Register Serial Channel Buffer Register Serial Channel Control Register	D8_H ¹ 87 _H 99 _H 98_H ¹⁾	00X0 0000 _B ³⁾ 00 _H XX _H ³⁾ 00 _H
Watchdog	IEN0 ²⁾ IEN1 ²⁾ IP0 ²⁾⁾	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0	A8H ¹⁾ B8H ¹⁾ A9H	00 _H 00 _H X000 0000 _B ³⁾⁾
Power Saving Modes	PCON ²⁾	Power Control Register	87 _H	00 _H

Bit-addressable special function registers
 This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

3) "X" means that the value is undefined and the location is reserved

Table 3 Contents of the SFRs, SFRs in numeric order of their addresses

Addr	Register	Content after Reset ¹⁾	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
80 _H 2)	P0	FFH	.7	.6	.5	.4	.3	.2	.1	.0
81 _H	SP	07 _H	.7	.6	.5	.4	.3	.2	.1	.0
82 _H	DPL	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
83 _H	DPH	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
87 _H	PCON	00 _H	SMOD	PDS	IDLS	SD	GF1	GF0	PDE	IDLE
88 _H ²)	TCON	00 _H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89 _H	TMOD	00 _H	GATE	C/T	M1	MO	GATE	C/T	M1	MO
8A _H	TL0	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
8B _H	TL1	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
8C _H	TH0	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
8D _H	TH1	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
90 _H ²)	P1	FFH	T2	CLK- OUT	T2EX	INT2	INT6	INT5	INT4	INT3
98 _H ²)	SCON	00 _H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99 _H	SBUF	хх _Н	.7	.6	.5	.4	.3	.2	.1	.0
A0 _H ²)	P2	FF _H	.7	.6	.5	.4	.3	.2	.1	.0
A8 _H ²)	IEN0	00 _H	EAL	WDT	ET2	ES	ET1	EX1	ET0	EX0
A9 _H	IP0	X000- 0000 _B	_	WDTS	.5	.4	.3	.2	.1	.0
в0 _Н ²)	P3	FFH	RD	WR	T1	Т0	INT1	INT0	TxD	RxD
B1 _H	SYSCON	xx1x- xxxx _B	_	-	EALE	-	-	-	_	-
88H ²⁾	IEN1	00 _H	EXEN2	SWDT	EX6	EX5	EX4	EX3	EX2	EADC
B9 _H	IP1	XX00- 0000 _B	_	-	.5	.4	.3	.2	.1	.0
C0H ²⁾	IRCON	00 _H	EXF2	TF2	IEX6	IEX5	IEX4	IEX3	IEX2	IADC
C1 _H	CCEN	00 _H	COCA H3	COCAL 3	COCA H2	COCAL 2	COCA H1	COCAL 1	COCA H0	COCAL 0
C2 _H	CCL1	00 _H	.7	.6	.5	.4	.3	.2	.1	.0

X means that the value is undefined and the location is reserved
 Bit-addressable special function registers

Table 3	
Contents of the SFRs, SFRs in numeric order of their addresses (cont'd)	

Addr	Register	Content after Reset ¹⁾	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C3 _H	CCH1	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
C4 _H	CCL2	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
C5 _H	CCH2	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
C6 _H	CCL3	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
C7 _H	ССНЗ	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
C8H ²⁾	T2CON	00 _H	T2PS	I3FR	I2FR	T2R1	T2R0	T2CM	T2I1	T2I0
CAH	CRCL	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
СВН	CRCH	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
сс _Н	TL2	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
CDH	TH2	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
D0H ²⁾	PSW	00 _H	CY	AC	F0	RS1	RS0	OV	F1	Р
D8H ²⁾	ADCON	00X0- 0000 _B	BD	CLK	-	BSY	ADM	MX2	MX1	MX0
D9H	ADDAT	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
DAH	DAPR	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
DBH	P6	-	.7	.6	.5	.4	.3	.2	.1	.0
E0 _H ²)	ACC	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
E8 _H ²)	P4	FF _H	.7	.6	.5	.4	.3	.2	.1	.0
F0H ²⁾	В	00 _H	.7	.6	.5	.4	.3	.2	.1	.0
F8H ²⁾	P5	FF _H	.7	.6	.5	.4	.3	.2	.1	.0

1) X means that the value is undefined and the location is reserved

2) Bit-addressable special function registers

Digital I/O Ports

The C515 allows for digital I/O on 48 lines grouped into 6 bidirectional 8-bit ports. Each port bit consists of a latch, an output driver and an input buffer. Read and write accesses to the I/O ports P0 through P5 are performed via their corresponding special function registers P0 to P5.

The output drivers of port 0 and 2 and the input buffers of port 0 are also used for accessing external memory. In this application, port 0 outputs the low byte of the external memory address, time-multiplexed with the byte being written or read. Port 2 outputs the high byte of the external memory address when the address is 16 bits wide. Otherwise, the port 2 pins continue emitting the P2 SFR contents.

Analog Input Ports

Ports 6 is available as input port only and provides two functions. When used as digital inputs, the corresponding SFR P6 contains the digital value applied to the port 6 lines. When used for analog inputs the desired analog channel is selected by a three-bit field in SFR ADCON. Of course, it makes no sense to output a value to these input-only ports by writing to the SFR P6. This will have no effect.

If a digital value is to be read, the voltage levels are to be held within the input voltage specifications $(V_{\rm IL}/V_{\rm IH})$. Since P6 is not bit-addressable, all input lines of P6 are read at the same time by byte instructions.

Nevertheless, it is possible to use port 6 simultaneously for analog and digital input. However, care must be taken that all bits of P6 that have an undetermined value caused by their analog function are masked.

Timer / Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in table 4 :

Table 4

Timer/Counter 0 and 1 Operating Modes

Mode	Description	TMOD		Input Clock		
		M1	MO	internal	external (max)	
0	8-bit timer/counter with a divide-by-32 prescaler	0	0	f _{osc} /12x32	f _{osc} /24x32	
1	16-bit timer/counter	1	1			
2	8-bit timer/counter with 8-bit autoreload	1	0	£ /10	6 104	
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	1	1	f _{osc} /12	f _{osc} /24	

In the "timer" function (C/ \overline{T} = '0') the register is incremented every machine cycle. Therefore the count rate is $f_{OSC}/12$.

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{OSC}/24$. External inputs INT0 and INT1 (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **Figure 9** illustrates the input clock logic.





Figure 9 Timer/Counter 0 and 1 Input Clock Logic

Timer/Counter 2 with Compare/Capture/Reload

The timer 2 of the C515 provides additional compare/capture/reload features. which allow the selection of the following operating modes:

- Compare : up to 4 PWM signals with 16-bit/500 ns resolution
- Capture : up to 4 high speed capture inputs with 500 ns resolution
- Reload : modulation of timer 2 cycle time

The block diagram in **figure 10** shows the general configuration of timer 2 with the additional compare/capture/reload registers. The I/O pins which can used for timer 2 control are located as multifunctional port functions at port 1.





Semiconductor Group

1997-08-01

C515

Timer 2 Operating Modes

The timer 2, which is a 16-bit-wide register, can operate as timer, event counter, or gated timer. A roll-over of the count value in TL2/TH2 from all 1's to all 0's sets the timer overflow flag TF2 in SFR IRCON, which can generate an interrupt. The bits in register T2CON are used to control the timer 2 operation.

<u>Timer Mode:</u> In timer function, the count rate is derived from the oscillator frequency. A prescaler offers the possibility of selecting a count rate of 1/12 or 1/24 of the oscillator frequency.

<u>Gated Timer Mode</u>: In gated timer function, the external input pin T2 (P1.7) functions as a gate to the input of timer 2. If T2 is high, the internal clock input is gated to the timer. T2 = 0 stops the counting procedure. This facilitates pulse width measurements. The external gate signal is sampled once every machine cycle.

<u>Event Counter Mode</u>: In the event counter function. the timer 2 is incremented in response to a 1to-0 transition at its corresponding external input pin T2 (P1.7). In this function, the external input is sampled every machine cycle. Since it takes two machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it must be held for at least one full machine cycle.

Reload of Timer 2: Two reload modes are selectable:


In mode 0, when timer 2 rolls over from all 1's to all 0's, it not only sets TF2 but also causes the timer 2 registers to be loaded with the 16-bit value in the CRC register, which is preset by software. In mode 1, a 16-bit reload from the CRC register is caused by a negative transition at the corresponding input pin P1.5/T2EX. This transition will also set flag EXF2 if bit EXEN2 in SFR IEN1 has been set.

Timer 2 Compare Modes

The compare function of a timer/register combination operates as follows : the 16-bit value stored in a compare or compare/capture register is compared with the contents of the timer register; if the count value in the timer register matches the stored value, an appropriate output signal is generated at a corresponding port pin and an interrupt can be generated.

Compare Mode 0

In compare mode 0, upon matching the timer and compare register contents, the output signal changes from low to high. It goes back to a low level on timer overflow. As long as compare mode 0 is enabled, the appropriate output pin is controlled by the timer circuit only and writing to the port will have no effect. **Figure 11** shows a functional diagram of a port circuit when used in compare mode 0. The port latch is directly controlled by the timer overflow and compare match signals. The input line from the internal bus and the write-to-latch line of the port latch are disconnected when compare mode 0 is enabled.





Compare Mode 1

If compare mode 1 is enabled and the software writes to the appropriate output latch at the port, the new value will not appear at the output pin until the next compare match occurs. Thus, it can be chosen whether the output signal has to make a new transition (1-to-0 or 0-to-1, depending on the actual pin-level) or should keep its old value at the time when the timer value matches the stored compare value.

In compare mode 1 (see **figure 12**) the port circuit consists of two separate latches. One latch (which acts as a "shadow latch") can be written under software control, but its value will only be transferred to the port latch (and thus to the port pin) when a compare match occurs.




Figure 12 Compare Function in Compare Mode 1

Serial Interface (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 5**. The possible baudrates can be calculated using the formulas given in **table 5**.

Table 5 USART Operating Modes

Mede	SC	ON	Description			
Mode	SM0	SM1				
0	0	0	Shift register mode Serial data enters and exits through R×D/ T×D outputs the shift clock; 8-bit are transmitted/received (LSB first); fixed baud rate			
1	0	1	8-bit UART, variable baud rate 10 bits are transmitted (through T×D) or received (at R×D)			
2	1	0	9-bit UART, fixed baud rate 11 bits are transmitted (through T×D) or received (at R×D)			
3	1	1	9-bit UART, variable baud rate Like mode 2			

For clarification some terms regarding the difference between "baud rate clock" and "baud rate" should be mentioned. In the <u>asynchronous modes</u> the serial interfaces require a clock rate which is 16 times the baud rate for internal synchronization. Therefore, the baud rate generators/timers have to provide a "baud rate clock" (output signal in **figure 13** to the serial interface which - there divided by 16 - results in the actual "baud rate". Further, the abbreviation f_{OSC} refers to the oscillator frequency (crystal or external clock operation).

The variable baud rates for modes 1 and 3 of the serial interface can be derived from either timer 1 or from the system clock (see **figure 13**).




Figure 13 Block Diagram of Baud Rate Generation for the Serial Interface

Table 6 below lists the values/formulas for the baud rate calculation of the serial interface with its dependencies of the control bits BD and SMOD.

Table 6Serial Interface - Baud Rate Dependencies

Serial Interface 0	Active	Control Bits	Baud Rate Calculation		
Operating Modes	BD SMOD		1		
Mode 0 (Shift Register)	-	-	f _{osc} / 12		
Mode 1 (8-bit UART) Mode 3 (9-bit UART)	0	Х	Controlled by timer 1 overflow : $(2^{SMOD} \times timer 1 \text{ overflow rate}) / 32$		
	1	Х	Controlled by system clock divider circuits : $(2^{\text{SMOD}} \times f_{\text{OSC}}) / 2496$		
Mode 2 (9-bit UART)	-	0 1	f _{osc} / 64 f _{osc} / 32		

8-Bit A/D Converter

The C515 provides an A/D converter with the following features:

- Eight multiplexed input channels
- The possibility of using the analog inputs (port 6) also as digital inputs
- Programmable internal reference voltages (16 steps each) via resistor array
- 8-bit resolution within the selected reference voltage range
- Internal start-of-conversion trigger
- Interrupt request generation after each conversion

For the A/D conversion, the method of successive approximation via capacitor array is used. The externally applied reference voltage range has to be held on a fixed value within the specifications (see section "A/D Converter Characteristics" in this data sheet). The internal reference voltages can be varied to reduce the reference voltage range of the A/D converter and thus to achieve a higher resolution. **Figure 14** shows a block diagram of the A/D converter.




Figure 14 A/D Converter Block Diagram

C515

Interrupt System

The C515 provides 12 interrupt sources with four priority levels. Five interrupts can be generated by the on-chip peripherals (timer 0, timer 1, timer 2, A/D converter, and serial interface) and seven interrupts may be triggered externally (P3.2/INT0, P3.3/INT1, P1.4/INT2, P1.0/INT3, P1.1/INT4, P1.2/INT5, P1.3/INT6).

This chapter shows the interrupt structure, the interrupt vectors and the interrupt related special function registers. **Figure 15** and **16** give a general overview of the interrupt sources and illustrate the request and the control flags which are described in the next sections.




Figure 15 Interrupt Request Sources (Part 1)




Figure 16 Interrupt Request Sources (Part 2)

Table 7 Interrupt Source and Vectors

Interrupt Source	Interrupt Vector Address	Interrupt Request Flags
External Interrupt 0	0003 _H	IE0
Timer 0 Overflow	000B _H	TF0
External Interrupt 1	0013 _H	IE1
Timer 1 Overflow	001B _H	TF1
Serial Channel	0023 _H	RI / TI
Timer 2 Overflow / Ext. Reload	002B _H	TF2 / EXF2
A/D Converter	0043 _H	IADC
External Interrupt 2	004B _H	IEX2
External Interrupt 3	0053 _H	IEX3
External Interrupt 4	005B _H	IEX4
External Interrupt 5	0063 _H	IEX5
External Interrupt 6	006B _H	IEX6

Fail Save Mechanisms

As a means of graceful recovery from software or hardware upset a watchdog timer is provided in the C515. If the software fails to clear the watchdog timer at least every 65532 μ s (at 12 MHz clock rate), an internal hardware reset will be initiated. The software can be designed such that the watchdog times out if the program does not progress properly. The watchdog will also time out if the software error was due to hardware-related problems. This prevents the controller from malfunctioning for longer than 65 ms if a 12-MHz oscillator is used. **Figure 17** shows the block diagram of the watchdog timer unit.




Figure 17 Block Diagram of the Watchdog Timer

The watchdog timer can be started by software (bit SWDT) but it cannot be stopped during active mode of the C515. If the software fails to clear the watchdog in time, an internally generated watchdog reset is entered at the counter state FFFC_H and lasts four instruction cycles. This internal reset differs from an external reset only to the extent that the watchdog timer is not disabled. Bit WDTS (was set by starting WDT) allows the software to examine from which source the reset was initiated. If it is set, the reset was caused by a watchdog timer overflow.

The C515 provides two basic power saving modes, the idle mode and the power down mode. Additionally, a slow down mode is available. This power saving mode reduces the internal clock rate in normal operating mode and it can be also used for further power reduction in idle mode.

- Idle mode

Table 8

The CPU is gated off from the oscillator. All peripherals are still provided with the clock and are able to work. Idle mode is entered by software and can be left by an interrupt or reset.

- Power down mode

The operation of the C515 is completely stopped and the oscillator is turned off. This mode is used to save the contents of the internal RAM with a very low standby current. Power down mode is entered by software and can be left by reset or by a short low pulse at pin P3.2/INTO.

Slow-down mode

The controller keeps up the full operating functionality, but its normal clock frequency is internally divided by 8. This slows down all parts of the controller, the CPU and all peripherals, to 1/8 th of their normal operating frequency. Slowing down the frequency significantly reduces power consumption.

Table 8 gives a general overview of the entry and exit procedures of the power saving modes.

Mode	Entering 2-Instruction Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H ORL PCON, #20H	Occurrence of an interrupt from a peripheral unit	CPU clock is stopped; CPU maintains their data; peripheral units are active (if
	Hardware Res		enabled) and provided with clock
Power Down Mode	ORL PCON, #02H ORL PCON, #40H	Hardware Reset	Oscillator is stopped; contents of on-chip RAM and SFR's are maintained;
Slow Down Mode	In normal mode : ORL PCON,#10H	ANL PCON,#0EFH or Hardware Reset	Internal clock rate is reduced to 1/8 of its nominal frequency
	With idle mode : ORL PCON,#01H ORL PCON, #30H	Occurrence of an interrupt from a peripheral unit	CPU clock is stopped; CPU maintains their data; peripheral units are active (if
		Hardware reset	enabled) and provided with 1/8 of its nominal frequency

Power Saving Modes Overview

In the power down mode of operation, V_{CC} can be reduced to minimize power consumption. It must be ensured, however, that V_{CC} is not reduced before the power down mode is invoked, and that V_{CC} is restored to its normal operating level, before the power down mode is terminated.

Absolute Maximum Ratings

Ambient temperature under bias (T_A)	– 40 to 110 °C
Storage temperature (T_{sta})	– 65 °C to 150 °C
Voltage on V_{cc} pins with respect to ground (V_{ss})	– 0.5 V to 6.5 V
Voltage on any pin with respect to ground (V_{SS})	– 0.5 V to $V_{\rm CC}$ +0.5 V
Input current on any pin during overload condition	- 10 mA to 10 mA
Absolute sum of all input currents during overload condition	l 100 mA l
Power dissipation	TBD

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

DC Characteristics

 $V_{\rm CC}$ = 5 V + 10%, - 15%; $V_{\rm SS}$ = 0 V

 $T_{\rm A} = 0 \text{ to } 70 \ ^{\circ}\text{C}$ $T_{\rm A} = -40 \text{ to } 85 \ ^{\circ}\text{C}$ $T_{\rm A} = -40 \text{ to } 110 \ ^{\circ}\text{C}$

for the SAB-C515-1RM for the SAF-C515-1RM for the SAH-C515-1RM

Parameter	Symbol	Limit	Values	Unit	Test Condition	
		min.	max.			
Input low voltages all except EA EA pin	$V_{\rm IL} \ V_{\rm IL1}$	- 0.5 - 0.5	0.2 V _{cc} - 0.1 0.2 V _{cc} - 0.3	V V	-	
Input high voltages all except XTAL2 and RESET XTAL2 pin RESET pin	$V_{\rm IH}$ $V_{\rm IH1}$ $V_{\rm IH2}$	0.2 V _{cc} + 0.9 0.7 V _{cc} 0.6 V _{cc}	$V_{\rm cc}$ + 0.5 $V_{\rm cc}$ + 0.5 $V_{\rm cc}$ + 0.5	V V V		
Output low voltages Ports 1, 2, 3, 4, 5 Port 0, ALE, PSEN	$V_{ m OL}$ $V_{ m OL1}$		0.45 0.45	V V	$I_{\rm OL}$ = 1.6 mA ¹⁾ $I_{\rm OL}$ = 3.2 mA ¹⁾	
Output high voltages Ports 1, 2, 3, 4, 5 Port 0 in external bus mode, ALE, PSEN	$V_{ m OH}$ V_{OH2}	2.4 0.9 V _{CC} 2.4 0.9 V _{CC}	-	V V V	$I_{OH} = -80 \ \mu A$ $I_{OH} = -10 \ \mu A$ $I_{OH} = -800 \ \mu A$ $I_{OH} = -800 \ \mu A^{-2}$	
Logic 0 input current Ports 1, 2, 3, 4, 5	I _{IL}	- 10	- 70	μA	$V_{\rm IN} = 0.45 \rm V$	
Logical 0-to-1 transition current Ports 1, 2, 3, 4, 5	I _{TL}	- 65	- 650	μA	$V_{\rm IN} = 2 {\rm V}$	
Input leakage current Port 0, AIN0-7 (Port 6), EA	ILI	_	± 1	μΑ	$0.45 < V_{\rm IN} < V_{\rm CC}$	
Input low current to RESET for reset XTAL2 PE	I_{L12} I_{L13} I_{L14}	-10 - -	- 100 - 15 - 20	μΑ μΑ μΑ	$V_{\rm IN} = 0.45 \ { m V}$ $V_{\rm IN} = 0.45 \ { m V}$ $V_{\rm IN} = 0.45 \ { m V}$	
Pin capacitance	C _{IO}	-	10	pF	$f_{c} = 1 \text{ MHz},$ $T_{A} = 25 \text{ °C}$	
Overload current	I _{OV}	-	±5	mA	7) 8)	

Notes on next page

Power Supply Current

Parameter		Symbol		t Values	Unit	Test Condition	
			typ. ⁹⁾	max. ¹⁰⁾			
Active mode	16 MHz 24 MHz	I _{CC} I _{CC}	13.7 19.6	18.2 25	mA mA	4)	
Idle mode	16 MHz 24 MHz	I _{CC} I _{CC}	6.9 9.1	9.6 12.8	mA mA	5)	
Active mode with slow-down enabled	16 MHz 24 MHz	I _{CC} I _{CC}	4.9 6.5	7.0 8.8	mA mA	6)	
Power-down mode	-	I _{PD}	10	30	μA	$V_{\rm CC} = 25.5 \ V^{3)}$	

- Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and ports1, 3, 4, and 5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and $\overline{\text{PSEN}}$ to momentarily fall below the 0.9 V_{CC} specification when the address lines are stabilizing.
- 3) I_{PD} (power-down mode) is measured under following conditions: $\overline{EA} = Port 0 = Port 6 = V_{CC}$; $\overline{RESET} = V_{CC}$; XTAL1 = N.C.; $\overline{PE} = XTAL2 = V_{SS}$; $V_{AGND} = V_{SS}$; $V_{AREF} = V_{CC}$; all other pins are disconnected. The typical I_{PD} current is measured at $V_{CC} = 5$ V.
- 4) I_{CC} (active mode) is measured with: XTAL2 driven with t_{CLCH} , $t_{CHCL} = 5 \text{ ns}$, $V_{IL} = V_{SS} + 0.5 \text{ V}$, $V_{IH} = V_{CC} - 0.5 \text{ V}$; XTAL1 = N.C.; $\overline{EA} = \text{Port } 0 = \text{Port } 6 = V_{CC}$; $\overline{RESET} = V_{SS}$; all other pins are disconnected.
- 5) I_{CC} (idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with t_{CLCH}, t_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5 V, V_{IH} = V_{CC} − 0.5 V; XTAL1 = N.C.; EA = Port 0 = Port 6 = V_{CC}; RESET = V_{CC}; all other pins are disconnected;
- 6) I_{CC} (active mode with slow-down mode) is measured : TBD
- 7) I_{CC} (active mode with slow-down mode) is measured : TBD
- 8) Overload conditions occur if the standard operating conditions are exceeded, ie. the voltage on any pin exceeds the specified range (i.e. V_{OV} > V_{CC} + 0.5 V or V_{OV} < V_{SS} 0.5 V). The supply voltage V_{CC} and V_{SS} must remain within the specified limits. The absolute sum of input currents on all port pins may not exceed 50 mA.
- 9) Not 100% tested, guaranteed by design characterization
- 10)The typical I_{CC} values are periodically measured at T_{A} = +25 °C but not 100% tested.




Figure 18 ICC Diagram

A/D Converter Characteristics

 $V_{\rm CC}$ = 5 V + 10%, - 15%; $V_{\rm SS}$ = 0 V

 $T_A = 0$ to 70 °Cfor the SAB-C515-1RM $T_A = -40$ to 85 °Cfor the SAF-C515-1RM $T_A = -40$ to 110 °Cfor the SAH-C515-1RM

 $V_{\rm CC} - 0.25 \text{ V} \le V_{\rm AREF} \le V_{\rm CC} + 0.25 \text{ V}; \quad V_{\rm SS} - 0.2 \text{ V} \le V_{\rm AGND} \le \text{Vss} + 0.2 \text{ V}; \quad V_{\rm IntAREF} - V_{\rm IntAGND} \ge 1 \text{ V};$

Parameter	Symbol	ymbol Limit Values			Test Condition	
		min.	max.			
Analog input voltage	V _{AIN}	V _{AGND} - 0.2	V _{AREF} + 0.2	V	1)	
A/D converter input clock	t _{IN}	_	2 x <i>t</i> _{CLCL}	ns		
Sample time	t _S	-	16 x <i>t</i> _{IN}	ns	2)	
Conversion cycle time	t _{ADCC}	_	80 x t _{IN}	ns	3)	
Total unadjusted error	T _{UE}	-	± 1	LSB	$V_{\text{IntAREF}} = V_{\text{AREF}} = V_{\text{CC}}$ $V_{\text{IntAGND}} = V_{\text{AGND}} = V_{\text{SS}}^{4}$	
Internal resistance of reference voltage source	R _{AREF}	-	8 x <i>t</i> _{IN} /500 - 1	kΩ	t _{IN} in [ns] ^{5) 6)}	
Internal resistance of analog source	R _{ASRC}	-	<i>t</i> _S / 500 - 1	kΩ	<i>t</i> _s in [ns] ^{2) 6)}	
ADC input capacitance	C_{AIN}	-	45	pF	6)	

Notes:

- V_{AIN} may exceed V_{AGND} or V_{AREF} up to the absolute maximum ratings. However, the conversion result in these cases will be 00_H or FF_H, respectively.
- 2) During the sample time the input capacitance C_{AIN} can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach their final voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no effect on the conversion result.
- 3) This parameter includes the sample time t_S and the conversion time t_C . The values for the conversion clock t_{ADC} is always 8 x t_{IN} .
- 4) T_{UE} is tested at V_{AREF} = 5.0 V, V_{AGND} = 0 V, V_{CC} = 4.9 V. It is guaranteed by design characterization for all other voltages within the defined voltage range. If an overload condition occurs on maximum 2 not selected analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA, an additional conversion error of 1/2 LSB is permissible.
- 5) During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference source must allow the capacitance to reach their final voltage level within the indicated time. The maximum internal resistance results from the programmed conversion timing.
- 6) Not 100% tested, but guaranteed by design characterization.

AC Characteristics (16 MHz)

 $V_{\rm CC}$ = 5 V + 10%, - 15%; $V_{\rm SS}$ = 0 V

$T_{\rm A}$ = 0 to 70 °C	for the SAB-C515-1RM
$T_{\rm A}$ = -40 to 85 °C	for the SAF-C515-1RM
$T_{\rm A} = -40$ to 110 °C	for the SAH-C515-1RM

C515

(C_{L} for port 0, ALE and \overline{PSEN} outputs = 100 pF; C_{L} for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				
		16 MHz Clock		Varial 1/t _{cLCL} = 1 M		
		min.	max.	min.	max.	
ALE pulse width	t _{LHLL}	85	_	$2t_{\text{CLCL}} - 40$	-	ns
Address setup to ALE	t _{AVLL}	33	_	$t_{\rm CLCL} - 30$	-	ns
Address hold after ALE	t _{LLAX}	28	_	<i>t</i> _{CLCL} – 35	-	ns
ALE low to valid instr in	t _{LLIV}	-	150	-	$4t_{CLCL} - 100$	ns
ALE to PSEN	t _{LLPL}	38	-	<i>t</i> _{CLCL} – 25	-	ns
PSEN pulse width	t _{PLPH}	153	_	$3t_{CLCL} - 35$	-	ns
PSEN to valid instr in	t _{PLIV}	-	88	-	$3t_{CLCL} - 100$	ns
Input instruction hold after PSEN	t _{PXIX}	0	_	0	-	ns
Input instruction float after PSEN	$t_{PXIZ}^{*)}$	_	43	-	$t_{\rm CLCL} - 20$	ns
Address valid after PSEN	t _{PXAV} *)	55	_	$t_{\rm CLCL} - 8$	-	ns
Address to valid instr in	<i>t</i> _{AVIV}	-	198	-	5 <i>t</i> _{CLCL} – 115	ns
Address float to PSEN	t _{AZPL}	0	-	0	-	ns

^{*)} Interfacing the C515 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

CLKOUT Characteristics

Parameter	Symbol	Limit Values				
		16 MHz Clock		Variable Clock 1/t _{CLCL} = 1 MHz to 16 MHz		
		min.	max.	min.	max.	
ALE to CLKOUT	t _{LLSH}	398	-	$7 t_{CLCL} - 40$	-	ns
CLKOUT high time	t _{SHSL}	85	-	$2 t_{CLCL} - 40$	-	ns
CLKOUT low time	t _{SLSH}	585	-	$10 t_{CLCL} - 40$	-	ns
CLKOUT low to ALE high	t _{SLLH}	23	103	$t_{\rm CLCL} - 40$	<i>t</i> _{CLCL} + 40	ns

AC Characteristics (16 MHz) (cont'd)

External Data Memory Characteristics

Parameter	Symbol			Unit		
			MHz ock	Variable Clock 1/t _{CLCL} = 1 MHz to 16 MHz		
		min.	max.	min.	max.	
RD pulse width	t _{RLRH}	275	-	$6t_{CLCL} - 100$	-	ns
WR pulse width	t _{wLWH}	275	-	$6t_{CLCL} - 100$	-	ns
Address hold after ALE	t _{LLAX2}	90	-	$2t_{\text{CLCL}} - 35$	-	ns
RD to valid data in	t _{RLDV}	-	148	-	5 <i>t</i> _{CLCL} – 165	ns
Data hold after RD	t _{RHDX}	0	-	0	-	ns
Data float after RD	t _{RHDZ}	-	55	-	$2t_{\text{CLCL}} - 70$	ns
ALE to valid data in	t _{LLDV}	-	350	-	8 <i>t</i> _{CLCL} – 150	ns
Address to valid data in	t _{AVDV}	-	398	-	9 <i>t</i> _{CLCL} – 165	ns
ALE to \overline{WR} or \overline{RD}	t _{LLWL}	138	238	$3t_{\text{CLCL}} - 50$	$3t_{CLCL} + 50$	ns
Address valid to \overline{WR} or \overline{RD}	t _{AVWL}	120	_	$4t_{CLCL} - 130$	-	ns
\overline{WR} or \overline{RD} high to ALE high	t _{WHLH}	23	103	$t_{\rm CLCL} - 40$	<i>t</i> _{CLCL} + 40	ns
Data valid to WR transition	t _{QVWX}	13	_	$t_{\rm CLCL} - 50$	-	ns
Data setup before WR	t _{QVWH}	288	_	$7t_{CLCL} - 150$	-	ns
Data hold after WR	t _{WHQX}	13	-	<i>t</i> _{CLCL} – 50	-	ns
Address float after RD	t _{RLAZ}	-	0	-	0	ns

External Clock Drive Characteristics

Parameter	Symbol		Limit Values				
		Free					
		min.	max.				
Oscillator period	t _{CLCL}	62.5	1000	ns			
High time	t _{CHCX}	15	$t_{\rm CLCL} - t_{\rm CLCX}$	ns			
Low time	t _{CLCX}	15	$t_{\rm CLCL} - t_{\rm CHCX}$	ns			
Rise time	t _{CLCH}	_	15	ns			
Fall time	t _{CHCL}	-	15	ns			

AC Characteristics (24 MHz)

 $V_{\rm CC}$ = 5 V + 10%, - 15%; $V_{\rm SS}$ = 0 V

$T_{\rm A}$ = 0 to 70 °C	for the SAB-C515-1RM
$T_{\rm A}$ = -40 to 85 °C	for the SAF-C515-1RM
$T_{\rm A}$ = -40 to 110 °C	for the SAH-C515-1RM

C515

(C_{L} for port 0, ALE and \overline{PSEN} outputs = 100 pF; C_{L} for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				Unit
		24 MHz Clock		Variable Clock 1/t _{CLCL} = 1 MHz to 24 MHz		
		min.	max.	min.	max.	1
ALE pulse width	t _{LHLL}	43	_	$2t_{CLCL} - 40$	_	ns
Address setup to ALE	t _{AVLL}	17	_	$t_{\rm CLCL} - 25$	-	ns
Address hold after ALE	t _{LLAX}	17	_	<i>t</i> _{CLCL} – 25	_	ns
ALE low to valid instr in	t _{LLIV}	_	80	-	$4t_{CLCL} - 87$	ns
ALE to PSEN	t _{LLPL}	22	_	$t_{\rm CLCL} - 20$	_	ns
PSEN pulse width	t _{PLPH}	95	_	$3t_{\text{CLCL}} - 30$	_	ns
PSEN to valid instr in	t _{PLIV}	_	60	-	$3t_{\text{CLCL}} - 65$	ns
Input instruction hold after PSEN	t _{PXIX}	0	_	0	_	ns
Input instruction float after PSEN	$t_{\text{PXIZ}}^{*)}$	_	32	-	$t_{\rm CLCL} - 10$	ns
Address valid after PSEN	t _{PXAV} *)	37	_	$t_{\rm CLCL} - 5$	_	ns
Address to valid instr in	<i>t</i> _{AVIV}	-	148	-	$5t_{\text{CLCL}} - 60$	ns
Address float to PSEN	t _{AZPL}	0	-	0	-	ns

^{*)} Interfacing the C515 to devices with float times up to 37 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

CLKOUT Characteristics

Parameter	Symbol	Limit Values				Unit
		24 MHz Clock		Variable Clock 1/t _{CLCL} = 1 MHz to 24 MHz		
		min.	max.	min.	max.	
ALE to CLKOUT	t _{LLSH}	252	-	$7 t_{CLCL} - 40$	-	ns
CLKOUT high time	t _{SHSL}	43	-	$2 t_{CLCL} - 40$	-	ns
CLKOUT low time	t _{SLSH}	377	-	$10 t_{CLCL} - 40$	-	ns
CLKOUT low to ALE high	t _{SLLH}	2	82	$t_{\rm CLCL} - 40$	t_{CLCL} + 40	ns

AC Characteristics (24 MHz) (cont'd)

External Data Memory Characteristics

Parameter	Symbol	mbol Limit Values					
		24 MHz Clock		Variable Clock 1/t _{CLCL} = 1 MHz to 24 MHz		_	
		min.	max.	min.	max.		
RD pulse width	t _{RLRH}	180	-	$6t_{CLCL} - 70$	-	ns	
WR pulse width	t _{wLWH}	180	-	6 <i>t</i> _{CLCL} – 70	-	ns	
Address hold after ALE	t _{LLAX2}	15	-	t _{CLCL} – 27	-	ns	
RD to valid data in	t _{RLDV}	_	118	-	$5t_{\text{CLCL}} - 90$	ns	
Data hold after RD	t _{RHDX}	0	-	0	-	ns	
Data float after RD	t _{RHDZ}	_	63	-	$2t_{\text{CLCL}} - 20$	ns	
ALE to valid data in	t _{LLDV}	_	200	-	8 <i>t</i> _{CLCL} – 133	ns	
Address to valid data in	t _{AVDV}	_	220	-	9 <i>t</i> _{CLCL} – 155	ns	
ALE to \overline{WR} or \overline{RD}	t _{LLWL}	75	175	$3t_{\text{CLCL}} - 50$	$3t_{\text{CLCL}} + 50$	ns	
Address valid to \overline{WR} or \overline{RD}	<i>t</i> _{AVWL}	67	-	4 <i>t</i> _{CLCL} - 97	-	ns	
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t _{WHLH}	17	67	t _{CLCL} – 25	<i>t</i> _{CLCL} + 25	ns	
Data valid to WR transition	t _{QVWX}	5	-	t _{CLCL} – 37	-	ns	
Data setup before WR	t _{QVWH}	170	-	7 <i>t</i> _{CLCL} – 122	-	ns	
Data hold after WR	t _{WHQX}	15	-	t _{CLCL} – 27	-	ns	
Address float after RD	t _{RLAZ}	-	0	-	0	ns	

External Clock Drive Characteristics

Parameter	Symbol		Unit	
		Free		
		min.	max.	
Oscillator period	t _{CLCL}	41.7	1000	ns
High time	t _{CHCX}	12	$t_{\rm CLCL} - t_{\rm CLCX}$	ns
Low time	t _{CLCX}	12	$t_{\rm CLCL} - t_{\rm CHCX}$	ns
Rise time	t _{CLCH}	-	12	ns
Fall time	t _{CHCL}	-	12	ns




Figure 19 Program Memory Read Cycle

C515

C515




Figure 20 Data Memory Read Cycle




Figure 21 CLKOUT Timing




Figure 22 Data Memory Write Cycle




Figure 23 External Clock Drive at XTAL2

ROM Verification Characteristics for the C515-1RM

ROM Verification Mode 1

Parameter	Symbol	Limit	Unit	
		min.	max.	
Address to valid data	<i>t</i> _{AVQV}	-	10 t _{CLCL}	ns





Figure 24 ROM Verification Mode 1

ROM Verification Mode 2

Parameter	Symbol		Unit		
		min.	typ	max.	
ALE pulse width	t _{AWD}	_	2 t _{CLCL}	-	ns
ALE period	t _{ACY}	-	12 <i>t</i> _{CLCL}	-	ns
Data valid after ALE	t _{DVA}	_	-	$4 t_{CLCL}$	ns
Data stable after ALE	t _{DSA}	8 t _{CLCL}	-	_	ns
P3.5 setup to ALE low	t _{AS}	_	t _{CLCL}	-	ns
Oscillator frequency	1/ t _{CLCL}	1	-	24	MHz








Figure 26 AC Testing: Input, Output Waveforms





Figure 27 AC Testing : Float Waveforms








Figure 29 P-MQFP-80-1 Package Outlines

Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information" SMD = Surface Mounted Device

Dimensions in mm