

# Microcomputer Components

16-Bit CMOS Single-Chip Microcontroller

C165

Data Sheet 09.94

# SIEMENS

# C16x-Family of C165 High-Performance CMOS 16-Bit Microcontrollers

# **Preliminary**

#### C165 16-Bit Microcontroller

- High Performance 16-bit CPU with 4-Stage Pipeline
- 100 ns Instruction Cycle Time at 20-MHz CPU Clock
- 500 ns Multiplication (16 × 16 bits), 1 μs Division (32 / 16 bit)
- Enhanced Boolean Bit Manipulation Facilities
- Additional Instructions to Support HLL and Operating Systems
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context Switching Support
- Up to 16 MBytes Linear Address Space for Code and Data
- 2 KBytes On-Chip RAM
- 4 KBytes On-Chip ROM (RM types only)
- Programmable External Bus Characteristics for Different Address Ranges
- 8-Bit or 16-Bit External Data Bus
- Multiplexed or Demultiplexed External Address/Data Buses
- Five Programmable Chip-Select Signals
- Hold- and Hold-Acknowledge Bus Arbitration Support
- 1024 Bytes On-Chip Special Function Register Area
- Idle and Power Down Modes
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- 16-Priority-Level Interrupt System with 28 Sources, Sample-Rate down to 50 ns
- Two Multi-Functional General Purpose Timer Units with 5 Timers
- Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
- Programmable Watchdog Timer
- Up to 77 General Purpose I/O Lines
- Supported by a Wealth of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 100-Pin MQFP Package (EIAJ)
- 100-Pin TQFP Package (Thin QFP)

#### 09.94 Data Sheet Addendum - Attention

The C165 is offered in two different packages:

P-MQFP-100: rectangular package P-TQFP-100: square package.

For the pin configurations please refer to page 3 (P-MQFP-100) and page 8 (P-TQFP-100) of the 09.94 C165 Data Sheet. Please note that the table "Pin Definition and Functions" on pages 9 through 12 lists the pin numbers for the **MQFP package only**.

The pin numbers for the TQFP package are different and should be taken from the pin configuration on page 3.

#### Introduction

The C165 is a new derivative of the Siemens SAB 80C166 family of full featured single-chip CMOS microcontrollers. It combines high CPU performance (up to 10 million instructions per second) with high peripheral functionality and enhanced IO-capabilities.




Figure 1 Logic Symbol

#### **Ordering Information**

Туре	Ordering Code	Package	Function
SAB-C165-RM	Q67121-D	P-MQFP-100-2	16-bit microcontroller with 2 KByte RAM and 4 KByte ROM Temperature range 0 to +70 °C
SAB-C165-LM	Q67121-C862	P-MQFP-100-2	16-bit microcontroller with 2 KByte RAM Temperature range 0 to +70 °C
SAF-C165-LM	Q67121-C923	P-MQFP-100-2	16-bit microcontroller with 2 KByte RAM Temperature range -40 to +85 °C

**Note:** The ordering codes (Q67121-D...) for the Mask-ROM versions are defined for each product after verification of the respective ROM code.



#### **Ordering Information**

Туре	Ordering Code	Package	Function
SAB-C165-RF	Q67121-D	P-TQFP-100-3	16-bit microcontroller with 2 KByte RAM and 4 KByte ROM Temperature range 0 to +70 °C
SAB-C165-LF	Q67121-C941	P-TQFP-100-3	16-bit microcontroller with 2 KByte RAM Temperature range 0 to +70 °C

**Note:** The ordering codes (Q67121-D...) for the Mask-ROM versions are defined for each product after verification of the respective ROM code.

#### Pin Configuration TQFP Package

(top view)




Figure 2

### Pin Configuration MQFP Package




Figure 3

#### **Pin Definitions and Functions**

Symbol	Pin No.	Input (I) Output (O)	Function		
P5.10 –	100		Port 5 is	s a 6-bit	input-only port with Schmitt-Trigger
P5.15	1 - 5	1			oins of Port 5 also serve as timer inputs:
	100	1	P5.10	T6EUD	GPT2 Timer T6 Ext.Up/Down Ctrl.Input
	1	1	P5.11	T5EUD	GPT2 Timer T5 Ext.Up/Down Ctrl.Input
	2	1	P5.12	T6IN	GPT2 Timer T6 Count Input
	3	1	P5.13	T5IN	GPT2 Timer T5 Count Input
	4	1	P5.14	T4EUD	GPT1 Timer T4 Ext.Up/Down Ctrl.Input
	5	1	P5.15	T2EUD	GPT1 Timer T2 Ext.Up/Down Ctrl.Input
XTAL1	7	I	XTAL1:	•	he oscillator amplifier and input to the ock generator
XTAL2	8	0	while leav	Output of the device ring XTAL2 and rise/fall	the oscillator amplifier circuit. from an external source, drive XTAL1, unconnected. Minimum and maximum times specified in the AC Characteristics
P3.0 –	10 –	I/O	Port 3 is a	a 15-bit (P3	.14 is missing) bidirectional I/O port. It is
P3.13,	23,	I/O			le for input or output via direction bits.
P3.15	24	I/O	impedance pull or ope	e state. Po en drain driv	
				•	oins also serve for alternate functions:
	11	0	P3.1	T6OUT	GPT2 Timer T6 Toggle Latch Output
	12	I	P3.2	CAPIN	GPT2 Register CAPREL Capture Input
	13	0	P3.3	T3OUT	GPT1 Timer T3 Toggle Latch Output
	14	1	P3.4	T3EUD	GPT1 Timer T3 Ext.Up/Down Ctrl.Input
	15	I	P3.5	T4IN	GPT1 Timer T4 Input for
					Count/Gate/Reload/Capture
	16		P3.6	T3IN	GPT1 Timer T3 Count/Gate Input
	17	I	P3.7	T2IN	GPT1 Timer T2 Input for
	18	I/O	P3.8	MRST	Count/Gate/Reload/Capture SSC Master-Rec./Slave-Transmit I/O
	19	I/O	P3.9	MTSR	SSC Master-Transmit/Slave-Rec. O/I
	20	0	P3.10	T×D0	ASC0 Clock/Data Output (Asyn./Syn.)
	21	1/0	P3.10	R×D0	ASC0 Data Input (Asyn.) or I/O (Syn.)
	22	0	P3.12	BHE	Ext. Memory High Byte Enable Signal,
		0	0.12	WRH	Ext. Memory High Byte Write Strobe
	23	I/O	P3.13	SCLK	SSC Master Clock Outp./Slave Cl. Inp.
	24	0	P3.15	CLKOUT	System Clock Output (=CPU Clock)

# Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input (I) Output (O)	Function
P4.0 – P4.7	25 - 28, 31 - 34	I/O	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state.  In case of an external bus configuration, Port 4 can be used to output the segment address lines:
	25	0	P4.0 A16 Least Significant Segment Addr. Line
	34	0	P4.7 A23 Most Significant Segment Addr. Line
RD	35	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.
WR/ WRL	36	0	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.
READY	37	1	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level.
ALE	38	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.
EA	39	÷1	External Access Enable pin. A low level at this pin during and after Reset forces the C165 to begin instruction execution out of external memory. A high level forces execution out of the internal ROM. The C165 must have this pin tied to '0'.

# Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input (I) Output (O)	Function				
PORT0: P0L.0 – P0L.7, P0H.0 - P0H.7	43 – 50 53 – 60	I/O	P0L.0 – P0L.7:	programmable configured as ince state. bus configuration dress/data (AD) (D) bus in demodes: 3-bit D0 - D7	for input or output via nput, the output driver on, PORT0 serves as bus in multiplexed bus		
			P0L.0 – P0L.7:	3-bit AD0 – AD7 A8 - A15	16-bit AD0 - AD7 AD8 - AD15		
PORT1: P1L.0 – P1L.7, P1H.0 - P1H.7	61 - 68 69 - 70, 73 - 78	I/O	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode.				
RSTIN	81	I	Reset Input with Schmit this pin for a specified resets the C165. An int reset using only a capa	duration while the ternal pullup res	ne oscillator is running istor permits power-on		
RSTOUT	82	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.				
NMI	83	1	(end of initialization) instruction is executed.  Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the C165 to go into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.				

# Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input (I) Output (O)	Function
P6.0 – P6.7	84 - 91	I/O	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers.  The following Port 6 pins also serve for alternate functions:
	84	0	P6.0 CS0 Chip Select 0 Output
	88 89 90 91	 O I O	P6.4 CS4 Chip Select 4 Output P6.5 HOLD External Master Hold Request Input P6.6 HLDA Hold Acknowledge Output P6.7 BREQ Bus Request Output
P2.8 – P2.15	92 - 99	I/O	Port 2 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers.  The following Port 2 pins also serve for alternate functions: P2.8 EXOIN Fast External Interrupt 0 Input
		'	
	99	1	P2.15 EX7IN Fast External Interrupt 7 Input
$V_{\sf PP}$	42	-	Flash programming voltage. This pin accepts the programming voltage for flash versions of the C165.  Note: This pin is not connected (NC) on non-flash versions.
$\overline{V_{ t CC}}$	9, 30, 40, 51, 71, 80	-	Digital Supply Voltage: + 5 V during normal operation and idle mode. ≥ 2.5 V during power down mode
$\overline{V_{ exttt{SS}}}$	6, 29, 41, 52, 72, 79	-	Digital Ground.

#### **Functional Description**

The architecture of the C165 combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C165.

**Note**: All time specifications refer to a CPU clock of 20 MHz (see definition in the AC Characteristics section).




Figure 4
Block Diagram

#### **Memory Organization**

The memory space of the C165 is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

The C165 is prepared to incorporate on-chip mask-programmable ROM for code or constant data. Currently no ROM is integrated.

2 KBytes of on-chip RAM are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2 \* 512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C165 family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.

#### **External Bus Controller**

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories. In addition, different address ranges may be accessed with different bus characteristics. Up to 5 external  $\overline{\text{CS}}$  signals can be generated in order to save external glue logic. Access to very slow memories is supported via a particular 'Ready' function. A  $\overline{\text{HOLD/HLDA}}$  protocol is available for bus arbitration.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte or to 64 KByte. In this case Port 4 outputs four, two or no address lines at all. It outputs all 8 address lines, if an address space of 16 MBytes is used.

#### **Central Processing Unit (CPU)**

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C165's instructions can be executed in just one machine cycle which requires 100 ns at 20-MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a  $16 \times 16$  bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 5 CPU Block Diagram

The CPU disposes of an actual register context consisting of up to 16 wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at a time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 2048 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C165 instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.

#### Interrupt System

With an interrupt response time within a range from just 250 ns to 600 ns (in case of internal program execution), the C165 is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C165 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C165 has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

The following table shows all of the possible C165 interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers:

**Note:** Four nodes in the table (X-Peripheral nodes) are prepared to accept interrupt requests from integrated X-Bus peripherals. Nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit. Also the three listed Software Nodes can be used for this purpose.

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
External Interrupt 0	CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub>
External Interrupt 1	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub>
External Interrupt 2	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub>
External Interrupt 3	CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub>
External Interrupt 4	CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub>
External Interrupt 5	CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub>
External Interrupt 6	CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub>
External Interrupt 7	CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub>
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub>
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub>
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009C <sub>H</sub>	27 <sub>H</sub>
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8 <sub>H</sub>	2A <sub>H</sub>
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C <sub>H</sub>	47 <sub>H</sub>
ASC0 Receive	S0RIR	S0RIE	S0RINT	00'00AC <sub>H</sub>	2B <sub>H</sub>
ASC0 Error	S0EIR	S0EIE	S0EINT	00'00B0 <sub>H</sub>	2C <sub>H</sub>
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub>
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub>
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC <sub>H</sub>	2F <sub>H</sub>
X-Peripheral Node 0	XP0IR	XP0IE	XP0INT	00'0100 <sub>H</sub>	40 <sub>H</sub>
X-Peripheral Node 1	XP1IR	XP1IE	XP1INT	00'0104 <sub>H</sub>	41 <sub>H</sub>
X-Peripheral Node 2	XP2IR	XP2IE	XP2INT	00'0108 <sub>H</sub>	42 <sub>H</sub>
X-Peripheral Node 3	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub>
Software Node	CC29IR	CC29IE	CC29INT	00'0110 <sub>H</sub>	44 <sub>H</sub>
Software Node	CC30IR	CC30IE	CC30INT	00'0114 <sub>H</sub>	45 <sub>H</sub>
Software Node	CC31IR	CC31IE	CC31INT	00'0118 <sub>H</sub>	46 <sub>H</sub>

The C165 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during runtime:

<b>Exception Condition</b>	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions: Hardware Reset Software Reset Watchdog Timer Overflow		RESET RESET RESET	00,0000 <sup>H</sup> 00,0000 <sup>H</sup> 00,0000 <sup>H</sup>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	
Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 <sub>H</sub> 00'0010 <sub>H</sub> 00'0018 <sub>H</sub>	02 <sub>H</sub> 04 <sub>H</sub> 06 <sub>H</sub>	    
Class B Hardware Traps: Undefined Opcode Protected Instruction Fault	UNDOPC PRTFLT	BTRAP BTRAP	00'0028 <sub>H</sub> 00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub>	1
Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP	00'0028 <sub>H</sub> 00'0028 <sub>H</sub> 00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub> 0A <sub>H</sub>	
Reserved			[2C <sub>H</sub> – 3C <sub>H</sub> ]	[0B <sub>H</sub> – 0F <sub>H</sub> ]	
Software Traps TRAP Instruction			Any [00'0000 <sub>H</sub> - 00'01FC <sub>H</sub> ] in steps of 4 <sub>H</sub>	Any [00 <sub>H</sub> – 7F <sub>H</sub> ]	Current CPU Priority

#### **General Purpose Timer (GPT) Unit**

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of module GPT1 can be configured individually for one of three basic modes of operation, which are Timer, Gated Timer, and Counter Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 400 ns (@ 20-MHz CPU clock).

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e. g. position tracking.

Timers T3 and T4 have output toggle latches (TxOTL) which change their state on each timer over-flow/underflow. The state of these latches may be output on port pins (TxOUT) e.g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

With its maximum resolution of 200 ns (@ 20 MHz), the GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.




Figure 6 Block Diagram of GPT1




Figure 7
Block Diagram of GPT2

#### **Parallel Ports**

The C165 provides up to 77 I/O lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/17...A16 in systems where segmentation is enabled to access more than 64 KBytes of memory. Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals. Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT). Port 5 is used for timer control signals. All port lines that are not used for these alternate functions may be used as general purpose I/O lines.

#### **Serial Channels**

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/ Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC).

They are upward compatible with the serial ports of the Siemens SAB 8051x microcontroller family and support full-duplex asynchronous communication up to 625 KBaud and half-duplex synchronous communication up to 5 Mbaud (2.5 Mbaud on the ASC0) @ 20-MHz system clock.

Two dedicated baud rate generators allow to set up all standard baud rates without oscillator tuning. For transmission, reception, and erroneous reception 3 separate interrupt vectors are provided for each serial channel.

In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data + wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The SSC transmits or receives characters of 2...16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB, while the ASC0 always shifts the LSB first.

A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

#### **Watchdog Timer**

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 25 µs and 420 ms can be monitored (@ 20 MHz). The default Watchdog Timer interval after reset is 6.55 ms (@ 20 MHz).

#### **Instruction Set Summary**

The table below lists the instructions of the C165 in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C16x Family Instruction Set Manual".

This document also provides a detailed description of each instruction.

#### **Instruction Set Summary**

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
ВСМР	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2
	1	

# **Instruction Set Summary** (cont'd)

Mnemonic	Description	Bytes
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack and update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes \overline{NMI}-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2

#### **Special Function Registers Overview**

The following table lists all SFRs which are implemented in the C165 in alphabetical order. **Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

### **Special Function Registers Overview**

Name		Physical Address	8-Bit Address	Description	Reset Value
ADDRSEL1		FE18 <sub>H</sub>	0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
ADDRSEL2	2	FE1A <sub>H</sub>	0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>
ADDRSEL3	3	FE1C <sub>H</sub>	0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
ADDRSEL4	ļ.	FE1E <sub>H</sub>	0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
BUSCON0	b	FF0C <sub>H</sub>	86 <sub>H</sub>	Bus Configuration Register 0	0XX0 <sub>H</sub>
BUSCON1	b	FF14 <sub>H</sub>	8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>
BUSCON2	b	FF16 <sub>H</sub>	8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>
BUSCON3	b	FF18 <sub>H</sub>	8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>
BUSCON4	b	FF1A <sub>H</sub>	8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>
CAPREL		FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000 <sub>H</sub>
CC8IC	b	FF88 <sub>H</sub>	C4 <sub>H</sub>	EX0IN Interrupt Control Register	0000 <sub>H</sub>
CC9IC	b	FF8A <sub>H</sub>	C5 <sub>H</sub>	EX1IN Interrupt Control Register	0000 <sub>H</sub>
CC10IC	b	FF8C <sub>H</sub>	C6 <sub>H</sub>	EX2IN Interrupt Control Register	0000 <sub>H</sub>
CC11IC	b	FF8E <sub>H</sub>	C7 <sub>H</sub>	EX3IN Interrupt Control Register	0000 <sub>H</sub>
CC12IC	b	FF90 <sub>H</sub>	C8 <sub>H</sub>	EX4IN Interrupt Control Register	0000 <sub>H</sub>
CC13IC	b	FF92 <sub>H</sub>	C9 <sub>H</sub>	EX5IN Interrupt Control Register	0000 <sub>H</sub>
CC14IC	b	FF94 <sub>H</sub>	CA <sub>H</sub>	EX6IN Interrupt Control Register	0000 <sub>H</sub>
CC15IC	b	FF96 <sub>H</sub>	СВН	EX7IN Interrupt Control Register	0000 <sub>H</sub>
CC29IC	b	F184 <sub>H</sub> <b>E</b>	C2 <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
CC30IC	b	F18C <sub>H</sub> <b>E</b>	C6 <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
CC31IC	b	F194 <sub>H</sub> <b>E</b>	CA <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
СР		FE10 <sub>H</sub>	08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>

Name		Physical Address	8-Bit Address	Description	Reset Value
CRIC	b	FF6A <sub>H</sub>	B5 <sub>H</sub>	GPT2 CAPREL Interrupt Control Register	0000 <sub>H</sub>
CSP		FE08 <sub>H</sub>	04 <sub>H</sub>	CPU Code Segment Pointer Register (read only)	0000 <sub>H</sub>
DP0L	b	F100 <sub>H</sub> <b>E</b>	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP0H	b	F102 <sub>H</sub> <b>E</b>	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub> <b>E</b>	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub> <b>E</b>	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>	E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>	E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>	E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>	E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>	00 <sub>H</sub>	CPU Data Page Pointer 0 Register (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>	01 <sub>H</sub>	CPU Data Page Pointer 1 Register (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>	02 <sub>H</sub>	CPU Data Page Pointer 2 Register (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>	03 <sub>H</sub>	CPU Data Page Pointer 3 Register (10 bits)	0003 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub> <b>E</b>	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
MDC	b	FF0E <sub>H</sub>	87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>	06 <sub>H</sub>	CPU Multiply Divide Register – High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>	07 <sub>H</sub>	CPU Multiply Divide Register – Low Word	0000 <sub>H</sub>
ODP2	b	F1C2 <sub>H</sub> <b>E</b>	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>
ODP3	b	F1C6 <sub>H</sub> <b>E</b>	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP6	b	F1CE <sub>H</sub> E	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
ONES		FF1E <sub>H</sub>	8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>
P0L	b	FF00 <sub>H</sub>	80 <sub>H</sub>	Port 0 Low Register (Lower half of PORT0)	00 <sub>H</sub>
P0H	b	FF02 <sub>H</sub>	81 <sub>H</sub>	Port 0 High Register (Upper half of PORT0)	00 <sub>H</sub>
P1L	b	FF04 <sub>H</sub>	82 <sub>H</sub>	Port 1 Low Register (Lower half of PORT1)	00 <sub>H</sub>
P1H	b	FF06 <sub>H</sub>	83 <sub>H</sub>	Port 1 High Register (Upper half of PORT1)	00 <sub>H</sub>
P2	<b>b</b> FFC0 <sub>H</sub> E0 <sub>H</sub> Port 2 Register		Port 2 Register	0000 <sub>H</sub>	
P3	b	FFC4 <sub>H</sub>	E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
P4	b	FFC8 <sub>H</sub>	E4 <sub>H</sub>	Port 4 Register (8 bits)	00 <sub>H</sub>

Name		Physical Address	8-Bit Address	Description	Reset Value
P5	b	FFA2 <sub>H</sub>	D1 <sub>H</sub>	Port 5 Register (read only)	XXXX <sub>H</sub>
P6	b	FFCC <sub>H</sub>	E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>
PECC0		FEC0 <sub>H</sub>	60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1		FEC2 <sub>H</sub>	61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2		FEC4 <sub>H</sub>	62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>
PECC3		FEC6 <sub>H</sub>	63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>
PECC4		FEC8 <sub>H</sub>	64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>
PECC5				0000 <sub>H</sub>	
PECC6		FECC <sub>H</sub>	66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>
PECC7		FECE <sub>H</sub>	67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>
PSW	b	FF10 <sub>H</sub>	88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>
RP0H	b	F108 <sub>H</sub> <b>E</b>	84 <sub>H</sub>	System Startup Configuration Register (Rd. only)	XX <sub>H</sub>
S0BG	FEB4 <sub>H</sub> 5A <sub>H</sub>		5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>
SOCON	b	FFB0 <sub>H</sub>	D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
S0EIC	b	FF70 <sub>H</sub>	B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Control Register	0000 <sub>H</sub>
S0RBUF		FEB2 <sub>H</sub>	59 <sub>H</sub>	Serial Channel 0 Receive Buffer Register (read only)	XX <sub>H</sub>
S0RIC	b	FF6E <sub>H</sub>	B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>
S0TBIC	b	F19C <sub>H</sub> <b>E</b>	CE <sub>H</sub>	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
S0TBUF		FEB0 <sub>H</sub>	58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Register (write only)	00 <sub>H</sub>
SOTIC	b	FF6C <sub>H</sub>	B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>
SP		FE12 <sub>H</sub>	09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
SSCBR		F0B4 <sub>H</sub> <b>E</b>	5A <sub>H</sub>	SSC Baudrate Register	0000 <sub>H</sub>
SSCCON	b	FFB2 <sub>H</sub>	D9 <sub>H</sub>	SSC Control Register	0000 <sub>H</sub>
SSCEIC	b	FF76 <sub>H</sub>	BB <sub>H</sub>	SSC Error Interrupt Control Register	0000 <sub>H</sub>
				·	

Name		Physical Address	8-Bit Address	Description	Reset Value
SSCRB		F0B2 <sub>H</sub> <b>E</b>	59 <sub>H</sub>	SSC Receive Buffer (read only)	XXXX <sub>H</sub>
SSCRIC	b	FF74 <sub>H</sub>	BA <sub>H</sub>	SSC Receive Interrupt Control Register	0000 <sub>H</sub>
SSCTB		F0B0 <sub>H</sub> <b>E</b>	58 <sub>H</sub>	SSC Transmit Buffer (write only)	0000 <sub>H</sub>
SSCTIC	b	FF72 <sub>H</sub>	B9 <sub>H</sub>	SSC Transmit Interrupt Control Register	0000 <sub>H</sub>
STKOV		FE14 <sub>H</sub>	0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>
STKUN		FE16 <sub>H</sub>	0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>
SYSCON	b	FF12 <sub>H</sub>	89 <sub>H</sub>	CPU System Configuration Register	0xx0 <sub>H</sub> *)
T2		FE40 <sub>H</sub>	20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T2CON	b	FF40 <sub>H</sub>	A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
T2IC	b	FF60 <sub>H</sub>	B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
T3		FE42 <sub>H</sub>	21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T3CON	b	FF42 <sub>H</sub>	A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
T3IC	b	FF62 <sub>H</sub>	B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
T4		FE44 <sub>H</sub>	22 <sub>H</sub>	GPT1 Timer 4 Register	0000 <sub>H</sub>
T4CON	b	FF44 <sub>H</sub>	A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>
T4IC	b	FF64 <sub>H</sub>	B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
T5		FE46 <sub>H</sub>	23 <sub>H</sub>	GPT2 Timer 5 Register	0000 <sub>H</sub>
T5CON	b	FF46 <sub>H</sub>	A3 <sub>H</sub>	GPT2 Timer 5 Control Register	0000 <sub>H</sub>
T5IC	b	FF66 <sub>H</sub>	B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register	0000 <sub>H</sub>
T6		FE48 <sub>H</sub>	24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
T6CON	b	FF48 <sub>H</sub>	A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>
T6IC	b	FF68 <sub>H</sub>	B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>
TFR	b	FFAC <sub>H</sub>	D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
WDT		FEAE <sub>H</sub>	57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
WDTCON		FFAE <sub>H</sub>	D7 <sub>H</sub>	Watchdog Timer Control Register	0000 <sub>H</sub>
XP0IC	b	F186 <sub>H</sub> <b>E</b>	C3 <sub>H</sub>	X-Peripheral 0 Interrupt Control Register	0000 <sub>H</sub>
XP1IC	b	F18E <sub>H</sub> <b>E</b>	C7 <sub>H</sub>	X-Peripheral 1 Interrupt Control Register	0000 <sub>H</sub>
XP2IC	b	F196 <sub>H</sub> <b>E</b>	СВН	X-Peripheral 2 Interrupt Control Register	0000 <sub>H</sub>

Name		Physical Address	8-Bit Address	Description	Reset Value
XP3IC	b	F19E <sub>H</sub> <b>E</b>	CF <sub>H</sub>	X-Peripheral 3 Interrupt Control Register	0000 <sub>H</sub>
ZEROS	b	FF1C <sub>H</sub>	8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

<sup>\*)</sup> The system configuration is selected during reset.

**Note:** The Interrupt Control Registers XPnIC are prepared to control interrupt requests from integrated X-Bus peripherals. Nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

#### **Absolute Maximum Ratings**

Ambient temperature under bias $(T_A)$ :	
SAB-C165-LM, SAB-C165-RM, SAB-C165-LF, SAB-C165-RF	0 to + 70 °C
SAF-C165-LM	− 40 to + 85 °C
Storage temperature ( $T_{ST}$ )	– 65 to + 150 °C
Voltage on $V_{\rm CC}$ pins with respect to ground ( $V_{\rm SS}$ )	
Voltage on any pin with respect to ground $(V_{SS})$	– 0.5 to $V_{\rm CC}$ + 0.5 V
Input current on any pin during overload condition	– 10 to + 10 mA
Absolute sum of all input currents during overload condition	100 mA
Power dissipation	1.5 W

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{\rm IN} > V_{\rm CC}$  or  $V_{\rm IN} < V_{\rm SS}$ ) the voltage on pins with respect to ground ( $V_{\rm SS}$ ) must not exceed the values defined by the Absolute Maximum Ratings.

#### **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the C165 and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

#### CC (Controller Characteristics):

The logic of the C165 will provide signals with the respective timing characteristics.

#### **SR** (System Requirement):

The external system must provide signals with the respective timing characteristics to the C165.

#### **DC Characteristics**

 $V_{\text{CC}} = 5 \text{ V} \pm 10 \text{ %};$   $V_{\text{SS}} = 0 \text{ V};$   $f_{\text{CPU}} = 20 \text{ MHz};$  Reset active

 $T_A$  = 0 to +70 °C for SAB-C165-LM, SAB-C165-RM, SAB-C165-LF, SAB-C165-RF

 $T_{\rm A}$  = -40 to +85 °C for SAF-C165-LM

Parameter		bol	Limit Values		Unit	<b>Test Condition</b>	
			min.	max.			
Input low voltage	$V_{IL}$	SR	- 0.5	0.2 V <sub>CC</sub> - 0.1	V	-	
Input high voltage (all except RSTIN and XTAL1)	$V_{IH}$	SR	0.2 V <sub>CC</sub> + 0.9	$V_{\rm CC}$ + 0.5	V	_	
Input high voltage RSTIN	$V_{IH1}$	SR	0.6 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	_	
Input high voltage XTAL1	$V_{IH2}$	SR	0.7 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	_	

Parameter	Symbol	Limit Values		Unit	<b>Test Condition</b>	
		min.	max.			
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	_	0.45	V	$I_{\rm OL}$ = 2.4 mA	
Output low voltage (all other outputs)	$V_{OL1}$ CC	_	0.45	V	$I_{\rm OL1}$ = 1.6 mA	
Output high voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OH</sub> CC	0.9 V <sub>CC</sub> 2.4	_	V	$I_{\rm OH} = -500 \; \mu {\rm A}$ $I_{\rm OH} = -2.4 \; {\rm mA}$	
Output high voltage 1) (all other outputs)	$V_{OH1}$ CC	0.9 V <sub>CC</sub> 2.4	_	V	$I_{\rm OH} = -250 \; \mu {\rm A}$ $I_{\rm OH} = -1.6 \; {\rm mA}$	
Input leakage current (Port 5)	I <sub>OZ1</sub> CC	_	±200	nA	$0 \ V < V_{IN} < V_{CC}$	
Input leakage current (all other)	$I_{\rm OZ2}$ CC	_	±500	nA	$0 \; V < V_{IN} < V_{CC}$	
RSTIN pullup resistor	$R_{RST}$ CC	50	150	kΩ	_	
Read/Write inactive current 4)	$I_{RWH}$ 2)	_	-40	μΑ	$V_{OUT}$ = 2.4 V	
Read/Write active current 4)	$I_{\rm RWL}$ 3)	-500	_	μΑ	$V_{\mathrm{OUT}} = V_{\mathrm{OLmax}}$	
ALE inactive current 4)	$I_{ALEL}$ 2)	_	40	μΑ	$V_{OUT} = V_{OLmax}$	
ALE active current 4)	I <sub>ALEH</sub> 3)	500	_	μΑ	$V_{OUT}$ = 2.4 V	
Port 6 inactive current 4)	$I_{P6H}$ 2)	_	-40	μΑ	$V_{OUT}$ = 2.4 V	
Port 6 active current 4)	$I_{\rm P6L}$ 3)	-500	_	μΑ	$V_{\mathrm{OUT}} = V_{\mathrm{OL1max}}$	
PORT0 configuration current <sup>4)</sup>	$I_{POH}$ 2)	_	-10	μΑ	$V_{IN} = V_{IHmin}$	
	$I_{POL}$ 3)	-100	_	μΑ	$V_{IN} = V_{ILmax}$	
XTAL1 input current	$I_{IL}$ CC	_	±20	μΑ	$0 \; V < V_{IN} < V_{CC}$	
Pin capacitance <sup>5)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	f = 1 MHz $T_A$ = 25 °C	
Power supply current	$I_{\rm CC}$	-	10 + 4 * f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IL2}}$ $f_{\text{CPU}} \text{ in [MHz]}^{6)}$	
Idle mode supply current	$I_{ID}$	_	2 + 1.2 * f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{6)}$	
Power-down mode supply current	$I_{ extsf{PD}}$	_	100	μΑ	$V_{\rm CC}$ = 5.5 V $^{7)}$	

#### **Notes**

- 1) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 2) The maximum current may be drawn while the respective signal line remains inactive.
- 3) The minimum current must be drawn in order to drive the respective signal line active.
- <sup>4)</sup> This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used for CS output and the open drain function is not enabled.
- 5) Not 100% tested, guaranteed by design characterization.
- The supply current is a function of the operating frequency. This dependency is illustrated in the figure below. These parameters are tested at  $V_{\rm CCmax}$  and 20 MHz CPU clock with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .
- This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm CC}$  0.1 V to  $V_{\rm CC}$ ,  $V_{\rm REF}$  = 0 V, all outputs (including pins configured as outputs) disconnected.






Figure 8
Supply/Idle Current as a Function of Operating Frequency

#### **Testing Waveforms**



AC inputs during testing are driven at 2.4 V for a logic '1' and 0.4 V for a logic '0'. Timing measurements are made at  $V_{\rm IH}$  min for a logic '1' and  $V_{\rm IL}$  max for a logic '0'.

Figure 9 Input Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, but begins to float when a 100 mV change from the loaded  $V_{\rm OH}/V_{\rm OL}$  level occurs ( $I_{\rm OH}/I_{\rm OL}$  = 20 mA).

Figure 10 Float Waveforms

#### **AC Characteristics**

#### **External Clock Drive XTAL1**

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm SS}$  = 0 V

 $T_A$  = 0 to +70 °C for SAB-C165-LM, SAB-C165-RM, SAB-C165-LF, SAB-C165-RF

 $T_A$  = -40 to +85 °C for SAF-C165-LM

Parameter	Symbol			PU Clock MHz	Variab 1/2TCL	Unit	
			min.	max.	min.	max.	
Oscillator period	TCL	SR	25	25	25	500	ns
High time	t <sub>1</sub>	SR	6	_	6	_	ns
Low time	$t_2$	SR	6	_	6	_	ns
Rise time	$t_3$	SR	_	5	_	5	ns
Fall time	$t_4$	SR	_	5	_	5	ns




Figure 11
External Clock Drive XTAL1

#### **Memory Cycle Variables**

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

Description	Symbol	Values
ALE Extension	$t_{A}$	TCL * <alectl></alectl>
Memory Cycle Time Waitstates	$t_{\rm C}$	2TCL * (15 - <mctc>)</mctc>
Memory Tristate Time	$t_{F}$	2TCL * (1 - <mttc>)</mttc>

#### AC Characteristics (cont'd)

#### **Multiplexed Bus**

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm SS}$  = 0 V

 $T_A$  = 0 to +70 °C for SAB-C165-LM, SAB-C165-RM, SAB-C165-LF, SAB-C165-RF

 $T_{\rm A}$  = -40 to +85 °C for SAF-C165-LM

 $C_L$  (for PORT0, PORT1, Port 4, ALE,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ , CLKOUT) = 100 pF

 $C_L$  (for Port 6,  $\overline{CS}$ ) = 100 pF

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20-MHz CPU clock without waitstates)

Parameter	Symbo		k. CPU Clock = 20 MHz		Variable CPU Clock 1/2TCL = 1 to 20 MHz		
		min.	max.	min.	max.		
ALE high time	<i>t</i> <sub>5</sub> C	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		TCL - 10 + t <sub>A</sub>	_	ns	
Address setup to ALE	t <sub>6</sub> C	$C = 10 + t_{\beta}$	_	TCL - 15 + t <sub>A</sub>	_	ns	
Address hold after ALE	<i>t</i> <sub>7</sub> C	$C   15 + t_{\beta}$		TCL - 10 + t <sub>A</sub>	_	ns	
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (with RW-delay)	t <sub>8</sub> C	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	_	TCL - 10 + t <sub>A</sub>	_	ns	
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	t <sub>9</sub> C	C -10 + i	<sub>A</sub> –	-10 + t <sub>A</sub>	_	ns	
Address float after $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (with RW-delay)	t <sub>10</sub> C	C -	5	_	5	ns	
Address float after $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	t <sub>11</sub> C	C -	30	-	TCL + 5	ns	
RD, WR low time (with RW-delay)	t <sub>12</sub> C	$C = 40 + t_0$	. –	2TCL - 10 + t <sub>C</sub>	_	ns	
RD, WR low time (no RW-delay)	t <sub>13</sub> C	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	-	3TCL - 10 + t <sub>C</sub>	_	ns	
RD to valid data in (with RW-delay)	t <sub>14</sub> S	R –	30 + t <sub>C</sub>	-	2TCL - 20 + t <sub>C</sub>	ns	
RD to valid data in (no RW-delay)	t <sub>15</sub> S	₹ –	55 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns	
ALE low to valid data in	t <sub>16</sub> S	R –	55 + t <sub>A</sub> + t <sub>C</sub>	-	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns	
Address to valid data in	t <sub>17</sub> S	R –	70 + 2t <sub>A</sub> + t <sub>C</sub>	-	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns	
Data hold after RD rising edge	t <sub>18</sub> S	R 0	-	0	_	ns	
Data float after RD	t <sub>19</sub> S	R –	35 + t <sub>F</sub>	_	2TCL - 15 + t <sub>F</sub>	ns	
Data valid to WR	t <sub>22</sub> S	R $35 + t_0$	; –	2TCL - 15 + t <sub>C</sub>	_	ns	

Parameter	Symbol			CPU Clock 20 MHz	Variable 1/2TCL =	Unit	
			min.	max.	min.	max.	
Data hold after WR	t <sub>23</sub>	СС	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	_	ns
ALE rising edge after $\overline{RD},$ $\overline{WR}$	t <sub>25</sub>	CC	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	-	ns
Address hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}$	t <sub>27</sub>	CC	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	-	ns
ALE falling edge to CS	t <sub>38</sub>	СС	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In	t <sub>39</sub>	SR	_	55 + t <sub>C</sub> + 2t <sub>A</sub>	-	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>40</sub>	CC	60 + t <sub>F</sub>	-	3TCL - 15 + t <sub>F</sub>	-	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	20 + t <sub>A</sub>	-	TCL - 5 + t <sub>A</sub>	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	CC	-5 + t <sub>A</sub>	-	-5 + t <sub>A</sub>	_	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub>	CC	_	0	-	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	CC	_	25	-	TCL	ns
RdCS to Valid Data In (with RW delay)	t <sub>46</sub>	SR	_	25 + t <sub>C</sub>	-	2TCL - 25 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	t <sub>47</sub>	SR	_	50 + t <sub>C</sub>	-	3TCL - 25 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	СС	40 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	CC	65 + t <sub>C</sub>	-	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub>	CC	35 + t <sub>C</sub>	_	2TCL - 15 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS	t <sub>52</sub>	SR	_	30 + t <sub>F</sub>	-	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub>	СС	30 + t <sub>F</sub>	-	2TCL - 20 + t <sub>F</sub>	-	ns
Data hold after WrCS	t <sub>56</sub>	CC	30 + t <sub>F</sub>	-	2TCL - 20 + t <sub>F</sub>	_	ns




Figure 12-1 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Normal ALE




Figure 12-2 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE




Figure 12-3
External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Normal ALE




Figure 12-4
External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE

### AC Characteristics (cont'd)

## **Demultiplexed Bus**

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm SS}$  = 0 V

 $T_A$  = 0 to +70 °C for SAB-C165-LM, SAB-C165-RM, SAB-C165-LF, SAB-C165-RF

 $T_A = -40 \text{ to } +85 \text{ °C}$  for SAF-C165-LM

 $C_L$  (for PORT0, PORT1, Port 4, ALE,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ , CLKOUT) = 100 pF

 $C_L$  (for Port 6,  $\overline{CS}$ ) = 100 pF

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20-MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	10 + t <sub>A</sub>	_	TCL - 15 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (with RW-delay)	<i>t</i> <sub>8</sub>	СС	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	<i>t</i> <sub>9</sub>	СС	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	-	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	СС	40 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub>	СС	65 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	-	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	30 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	55 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub>	SR	_	55 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	70 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	_	0	_	ns
Data float after RD rising edge (with RW-delay)	t <sub>20</sub>	SR	_	35 + t <sub>F</sub>	_	2TCL - 15 + t <sub>F</sub>	ns
Data float after RD rising edge (no RW-delay)	t <sub>21</sub>	SR	_	15 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub>	CC	35 + t <sub>C</sub>	_	2TCL - 15 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>24</sub>	CC	15 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>26</sub>	СС	-10 + t <sub>F</sub>	-	-10 + t <sub>F</sub>	_	ns

Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	
Address hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}$	t <sub>28</sub>	СС	0 + t <sub>F</sub>	-	0 + t <sub>F</sub>	_	ns
ALE falling edge to CS	t <sub>38</sub>	CC	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In	t <sub>39</sub>	SR	_	55 + t <sub>C</sub> + 2t <sub>A</sub>	-	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>41</sub>	CC	10 + t <sub>F</sub>	-	TCL - 15 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	СС	20 + t <sub>A</sub>	_	TCL - 5 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	-5 + t <sub>A</sub>	-	-5 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	25 + t <sub>C</sub>	-	2TCL - 25 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	50 + t <sub>C</sub>	_	3TCL - 25 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	СС	40 + t <sub>C</sub>	-	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	СС	65 + t <sub>C</sub>	-	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub>	СС	35 + t <sub>C</sub>	-	2TCL - 15 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS (with RW-delay)	t <sub>53</sub>	SR	_	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Data float after RdCS (no RW-delay)	t <sub>68</sub>	SR	_	5 + t <sub>F</sub>	-	TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>55</sub>	СС	-5 + t <sub>F</sub>	-	-5 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>57</sub>	CC	10 + t <sub>F</sub>	-	TCL - 15 + t <sub>F</sub>	_	ns




Figure 13-1 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE




Figure 13-2 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE




Figure 13-3 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE




Figure 13-4
External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE

# AC Characteristics (cont'd)

## **CLKOUT and READY**

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm SS}$  = 0 V

 $T_A = 0$  to +70 °C for SAB-C165-LM, SAB-C165-RM, SAB-C165-LF, SAB-C165-RF

 $T_A = -40 \text{ to } +85 \text{ °C}$  for SAF-C165-LM

 $C_L$  (for PORT0, PORT1, Port 4, ALE,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ , CLKOUT) = 100 pF

 $C_L$  (for Port 6,  $\overline{CS}$ ) = 100 pF

Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub>	CC	50	50	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub>	CC	20	_	TCL - 5	_	ns
CLKOUT low time	t <sub>31</sub>	CC	15	_	TCL - 10	_	ns
CLKOUT rise time	t <sub>32</sub>	CC	_	5	_	5	ns
CLKOUT fall time	t <sub>33</sub>	CC	_	5	_	5	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub>	CC	0 + t <sub>A</sub>	10 + t <sub>A</sub>	0 + t <sub>A</sub>	10 + t <sub>A</sub>	ns
Synchronous READY setup time to CLKOUT	t <sub>35</sub>	SR	10	-	10	_	ns
Synchronous READY hold time after CLKOUT	t <sub>36</sub>	SR	0	-	0	_	ns
Asynchronous READY low time	t <sub>37</sub>	SR	65	_	2TCL + 15	_	ns
Asynchronous READY setup time 1)	t <sub>58</sub>	SR	15	-	15	_	ns
Asynchronous READY hold time 1)	t <sub>59</sub>	SR	0	_	0	_	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) 2)	t <sub>60</sub>	SR	0	0 + 2t <sub>A</sub> + t <sub>F</sub>	0	TCL - 25 + 2t <sub>A</sub> + t <sub>F</sub> 2)	ns

<sup>1)</sup> These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY. The 2t<sub>A</sub> refer to the next following bus cycle.




Figure 14 CLKOUT and READY

- 1) Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- 2) The leading edge of the respective command depends on RW-delay.
- 3) READY sampled HIGH at this sampling point generates a READY controlled waitstate, READY sampled LOW at this sampling point terminates the currently running bus cycle.
- 4) READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
- 5) If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill t<sub>37</sub> in order to be safely synchronized. This is guaranteed, if READY is removed in response to the command (see Note 4).
- Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.
  For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.
- 7) The next external bus cycle may start here.

## AC Characteristics (cont'd)

## **External Bus Arbitration**

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm SS}$  = 0 V

 $T_A = 0$  to +70 °C for SAB-C165-LM, SAB-C165-RM, SAB-C165-LF, SAB-C165-RF

 $T_A = -40 \text{ to } +85 \text{ °C}$  for SAF-C165-LM

 $C_L$  (for PORT0, PORT1, Port 4, ALE,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ , CLKOUT) = 100 pF

 $C_L$  (for Port 6,  $\overline{CS}$ ) = 100 pF

Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	
HOLD input setup time to CLKOUT	t <sub>61</sub>	SR	20	_	20	-	ns
CLKOUT to HLDA high or BREQ low delay	t <sub>62</sub>	СС	_	20	_	20	ns
CLKOUT to HLDA low or BREQ high delay	t <sub>63</sub>	CC	_	20	_	20	ns
CSx release	t <sub>64</sub>	СС	_	20	_	20	ns
CSx drive	t <sub>65</sub>	CC	-5	25	-5	25	ns
Other signals release	t <sub>66</sub>	CC	_	20	_	20	ns
Other signals drive	t <sub>67</sub>	СС	-5	25	-5	25	ns




Figure 15 External Bus Arbitration, Releasing the Bus

- 1) The C165 will complete the currently running bus cycle before granting bus access.
- <sup>2)</sup> This is the first possibility for  $\overline{\text{BREQ}}$  to get active.
- 3) The  $\overline{\text{CS}}$  outputs will be resistive high (pullup) after  $t_{64}$ .




Figure 16
External Bus Arbitration, (Regaining the Bus)

- 1) This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the C165 requesting the bus.
- <sup>2)</sup> The next C165 driven bus cycle may start here.