## DESCRIPTION

The M66222 is a mail box that incorporates two complete CMOS shared memory cells of $128 \times 8$-bit configuration using highperformance silicon gate CMOS process technology, and are equipped with two access ports of $A$ and $B$.
Access ports $A$ and $B$ are equipped with independent addresses $\overline{C S}$, $\overline{\mathrm{WE}}$ and $\overline{\mathrm{OE}}$ control pins and I/O pins to allow independent and asynchronous read/write operations individually. This product exclusively performs a write operation from A port and a read operation from B port for one memory, and a read operation from A port and a write operation from B port for the other memory.

## FEATURES

- Memory configuration of $128 \times 8$ bits $\times 2$ memory areas
- High-speed access, address access time 40ns (typ.)
- Complete asynchronous accessibility from ports A and B
- Fixed read/write access ports for memory
- Completely static operation
- Low power dissipation CMOS design
- 5V single power supply
- TTL direct-coupled I/O
- 3-state output for I/O pins


## APPLICATION

Inter-MCU data transfer memory, communication buffer memory



## FUNCTION

The M66222 is a mail box most suitable for inter-MCU data communication interface. Provision of two pairs of addresses and data buses in its shared memory cell of $128 \times 8$-bit configuration allows independent and asynchronous read/write operations from/to two access ports of $A$ and $B$ individually.
Two memory areas of $128 \times 8$-bit configuration are incorporated in the chip. Memory area (1) is used only to perform a write operation from A port and a read operation from B port, and memory area (2) only to perform a read operation from A port and a write operation from B port.
In this case, address A7A should be set to " $L$ " when writing data from A port in memory area (1), and address A7B should be set to "L" when reading data from $B$ port in memory area (1). Also, address A7B should be set to "H" when writing data from B port in memory area (2), and address A7A should be set to " H " when reading data from A port in memory area (2).
Therefore, an attempt to set addresses A7A and A7B from each port in a mode other than the above setting invalidates any read/write operation from the corresponding port (See Table 1 and Fig 1).
As a basic write operation to memory, one of addresses $A_{0}$ to $A 7$ is specified. The $\overline{C S}$ signal is set to " $L$ " to place one of I/O pins in the input mode. Also, the $\overline{W E}$ signal is set to "L". Data at the I/O pin is written into memory.

As a read operation, the $\overline{W E}$ signal is set to " H ". Both $\overline{\mathrm{CS}}$ signal and $\overline{\mathrm{OE}}$ signal are set to "L" to place one of I/O pins in the output mode. One of addresses $A 0$ to $A 7$ is specified. Data at the specified address is thus output to the I/O pin.
When the $\overline{\mathrm{CS}}$ signal is set to " H ", the chip enters a non-select state which inhibits a read and write operation. At this time, the output is placed in the floating state (high impedance state), thus allowing OR tie with another chip. When the $\overline{\mathrm{OE}}$ signal is set to " H ", the output enters the floating state. In the I/O bus mode, setting the $\overline{\mathrm{OE}}$ signal to " H " at a write time avoids contention of I/O bus data. When the $\overline{\mathrm{CS}}$ signal is set to Vcc, the output enters the full stand-by state to minimize supply current (See Tables 2 and 3).

Table 1 Port Operations and Address A7 Setting Conditions

| Access <br> port | A port | B port |
| :---: | :---: | :---: |
| Write | $\mathrm{A} 7 \mathrm{~A}=" \mathrm{~L} "$ | $\mathrm{~A} 7 \mathrm{~B}=" \mathrm{H} "$ |
| Read | $\mathrm{A} 7 \mathrm{~A}=" \mathrm{H} "$ | $\mathrm{~A} 7 \mathrm{~B}=" \mathrm{~L} "$ |

Note 1: No input data is written into any port having address $A 7$ set under any condition other than Table 1. Undefined data is read to an output pin during a read operation.


Fig 1 Access from Ports

Table 2 A Port Function Table

| CSA | WEA | OEA | A7A | Mode | I/O pin | ICC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | $\times$ | L | Write | DIN | Operation |
|  |  |  | H | Invalid | DIN | Operation |
| L | H | L | L | Invalid | Dout | Operation |
|  |  | H | Read | Dout | Operation |  |
| L | H | H | $\times$ | - | High impedance | Operation |
| H | $\times$ | $\times$ | $\times$ | Non-select | High impedance | Stand-by |

Table 3 B Port Function Table

| $\overline{\mathrm{CSB}}$ | $\overline{\mathrm{WEB}}$ | $\overline{\mathrm{OEB}}$ | A 7 B | Mode | I/O pin | ICC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | $\times$ | L | Invalid | DIN | Operation |
|  |  |  | H | Write | DIN | Operation |
| L | H | L | L | Read | Dout | Operation |
|  |  | H | Invalid | DouT | Operation |  |
| L | H | H | $\times$ | - | High impedance | Operation |
| H | $\times$ | $\times$ | $\times$ | Non-select | High impedance | Stand-by |

Note 2: $\times$ indicates "L" or "H". (Irrelevant)
"H" = High level, "L" = Low level

## FUNCTIONAL DESCRIPTION

The M66222 with independent and asynchronous accessibility from two ports has the following four basic operations depending on an address and mode set from both ports:

| (1) A port .......... Write | B port ........... Write |
| :--- | :--- |
| (2) A port ........ Write | B port ......... Read |
| (3) A port ......... Read | B port ......... Write |
| (4) A port ......... Read | B port .......... Read |

In this case, the same address is not selected when the same read/ write instruction is being executed at both ports as given in (1) and
(4). There is no concern about uncertainty of read/write data at an active address. If one port operates in the write mode and the other does in the read mode as given in (2) and (3), however, the same address may be selected. In this case, data of the port operating in the write mode is written. If the port in the read mode comes first, read data of the first-in port becomes uncertain until write data of the last-in port is determined (If the same address is selected, data of the port operating in the write mode is written into memory. Therefore, data of the port in the read mode may change from previously written data to newly written ones during the same cycle) (See Fig 2).

Ex.) A port - address setting first-in read operation
B port - address setting last-in write operation
Z/7. : When selecting the same address


Fig 2 Example of Read Data Transition at Selection of Same Address

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage | When defining GND pin as a reference. | $-0.3 \sim+7.0$ | V |
| VI | Input voltage |  | -0.3 ~ Vcc + 0.3 | V |
| Vo | Output voltage |  | $0 \sim \mathrm{Vcc}$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Tstg | Storage temperature range |  | -65 ~ 150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Limits |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Unit |  |  |  |
| VCC | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground |  | 0 |  | V |
| VI | Input voltage | 0 |  | Vcc | V |
| Topr | Operating temperature range | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VIH | "H" input voltage |  |  |  | 2.2 |  | Vcc+0.3 | V |
| VIL | "L" input voltage |  |  | -0.3 |  | 0.8 | V |
| VOH | "H" output voltage |  | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 |  |  | V |
| VOL | "L" output voltage |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
| IIH | "H" input current |  | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 10.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current |  | $\mathrm{VI}=\mathrm{GND}$ |  |  | -10.0 | $\mu \mathrm{A}$ |
| IozH | Off state "H" output current |  | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{VIH} \text { or } \overline{\mathrm{OE}}=\mathrm{VIH} \\ & \mathrm{VO}=\mathrm{VCC} \end{aligned}$ |  |  | 10.0 | $\mu \mathrm{A}$ |
| IOZL | Off state "L" output current |  | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{VIH} \text { or } \overline{\mathrm{OE}}=\mathrm{VIH} \\ & \mathrm{VO}=\mathrm{GND} \end{aligned}$ |  |  | -10.0 | $\mu \mathrm{A}$ |
| ICC | Static current dissipation (active) |  | $\overline{\mathrm{CS}}<0.2 \mathrm{~V},$ <br> Another input VIN $>\mathrm{Vcc}-0.2 \mathrm{~V}$ or VIN $<0.2 \mathrm{~V}$, Output pin open |  |  | 60 | mA |
| ISB1 |  | Two-port stand-by | $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}=\mathrm{V} \mathrm{IH}$ |  |  | 5 | mA |
| ISB2 |  | One-port stand-by | $\begin{aligned} & \overline{\mathrm{CSA}} \text { or } \overline{\mathrm{CSB}}=\mathrm{VIH} \\ & \text { louT }=0 \mathrm{~mA} \\ & \text { (Active port output pin open) } \end{aligned}$ |  |  | 60 | mA |
| ISB3 |  | Two-port full stand-by | $\begin{aligned} & \overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}>\text { VCC }-0.2 \mathrm{~V} \\ & \text { Another input VIN }>\text { VCC }-0.2 \mathrm{~V} \\ & \text { or VIN }<0.2 \mathrm{~V} \end{aligned}$ |  |  | 0.1 | mA |
| ISB4 |  | One-port full stand-by | $\overline{\mathrm{CSA}}$ or $\overline{\mathrm{CSB}}>\mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Another input VIN $>\mathrm{Vcc}-0.2 \mathrm{~V}$ <br> or $\mathrm{VIN}<0.2 \mathrm{~V}$, IOUT $=0 \mathrm{~mA}$ <br> (Active port output pin open) |  |  | 30 | mA |
| Cl | Input capacitance |  |  |  |  | 10 | pF |
| Co | Output capacitance in off state |  |  |  |  | 15 | pF |

Notes 3: The direction in which current flows into the IC is defined as positive (no sign).
4: The above typical values are standard values for $\mathrm{VCC}=5 \mathrm{~V}$ and $\mathrm{Ta}=25^{\circ} \mathrm{C}$.

SWITCHING CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted) Read cycle

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tCR | Read cycle time | 70 |  |  | ns |
| ta(A) | Address access time |  |  | 70 | ns |
| ta(CS) | Chip select access time |  |  | 70 | ns |
| ta(OE) | Output enable access time |  |  | 35 | ns |
| tdis(CS) | Output disable time after $\overline{\mathrm{CS}}$ (Note 5) |  |  | 35 | ns |
| tdis(OE) | Output disable time after $\overline{\mathrm{OE}}$ (Note 5) |  |  | 35 | ns |
| ten(CS) | Output enable time after $\overline{\mathrm{CS}}$ (Note 5) | 5 |  |  | ns |
| ten(OE) | Output enable time after $\overline{\mathrm{OE}}$ (Note 5) | 5 |  |  | ns |
| tv(A) | Data effective time after Address | 10 |  |  | ns |

TIMING REQUIREMENTS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)
Write cycle

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tcw | Write cycle time | 70 |  |  | ns |
| tw(WE) | Write pulse width | 45 |  |  | ns |
| tsu(A) 1 | Address setup time (for $\overline{\mathrm{WE}}$ ) | 0 |  |  | ns |
| tsu(A)2 | Address setup time (for $\overline{\mathrm{CS}}$ ) | 0 |  |  | ns |
| tsu(A-WEH) | Address setup time for rise of $\overline{\mathrm{WE}}$ | 65 |  |  | ns |
| tsu(CS) | Chip select setup time | 65 |  |  | ns |
| tsu(D) | Data setup time | 40 |  |  | ns |
| th(D) | Data hold time | 0 |  |  | ns |
| trec(WE) | Write recovery time | 0 |  |  | ns |
| tdis(WE) | Output disable time after $\overline{\mathrm{WE}}$ (Note 5) |  |  | 35 | ns |
| tdis(OE) | Output disable time after $\overline{\mathrm{OE}}$ (Note 5) |  |  | 35 | ns |
| ten(WE) | Output enable time after $\overline{\mathrm{WE}}$ (Note 5) | 0 |  |  | ns |
| ten(OE) | Output enable time after $\overline{\mathrm{OE}}$ (Note 5) | 5 |  |  | ns |

Note 5: The time required for the output to change from a steady state to $\pm 500 \mathrm{mV}$ under the load conditions shown in Figure 4 .
This parameter is guaranteed but is not tested at shipment.

## TIMING DIAGRAM

## Read Cycle (WE = VIH)

Read cycle No. 1 (Address control) $(\overline{\mathrm{CS}}=\overline{\mathrm{OE}}=\mathrm{VIL})$


Read cycle No. 2 ( $\overline{\mathrm{CS}}$ control)


## Write Cycle



Write cycle No. 2 ( $\overline{\mathrm{CS}}$ control) See Notes 7 and 8.


Notes 6: The WE of the port must be set to " H " when an address input changes.
7: A write operation is performed during the overlap period when both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WE}}$ are " L ".
8: Do not apply any negative-phase signal from outside when an I/O pin is in output state.
9: The shaded part means a state in which a signal can be " H " or " L ".

## SWITCHING CHARACTERISTICS MEASUREMENT CIRCUIT

Input pulse level $: \mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$
Input pulse rise/fall time $\quad: \mathrm{tr} / \mathrm{tf}=5 \mathrm{~ns}$
Input timing reference voltage : 1.5 V
Output timing decision voltage : 1.5 V
Output load : Figure $3 \sim 4$ (The capacitance includes stray wiring capacitance and the probe input capacitance.)


Fig 3. Output Load


Fig 4. Output Load (to ten, tdis)

