

TMC2246A

Image Filter

11 x 10 bit, 60 MHz


Features

- 60 MHz computation rate
- 60 MHz data and coefficient input
- Four 11 x 10-bit multipliers
- Individual data and coefficient inputs
- 25-Bit accumulator
- Fractional and integer two's complement data formats
- Input and output data latches with user-configurable enables
- Selectable 16-bit rounded output
- Internal 1/2 LSB rounding
- Available in 120-pin CPGA, PPGA, MPGA, or MQFP

Description

The TMC2246A is a video-speed convolutional array composed of four 11 x 10 bit registered multipliers followed by a summer and an accumulator. All eight multiplier inputs are accessible to the user and may be updated every clock cycle with integer or fractional two's complement data. A pipelined architecture, fully registered input and output ports, and asynchronous three-state output enable control simplify the design of complex systems.

Logic Symbol



Applications

- Fast pixel interpolation
- Fast image manipulation
- Image mixing and keying
- High-performance FIR filters
- Adaptive digital filters
- One- and two-dimensional image processing


The data or coefficient inputs to the multipliers may be held over multiple clock cycles, providing storage for mixing and filtering coefficients. The 25-bit internal accumulator path allows two bits of cumulative word growth and may be internally rounded to 16 bits. Output data are updated every clock cycle, or may be held under user control. All data inputs, outputs, and controls are TTL compatible and (except for the three-state output enable) are registered on the rising edge of CLK.

The TMC2246A is uniquely suited to performing pixel interpolation in image manipulation and filtering applications. As a companion to the Fairchild Semiconductor TMC2301 and TMC2302 Image Manipulation Sequencers, the TMC2246A can execute a bilinear interpolation of an image (4-pixel kernels) at real-time video rates. Larger kernels or other, more complex, functions can be realized with no loss in performance by utilizing multiple devices.

With unrestricted access to all data and coefficient input ports, the TMC2246A offers considerable flexibility in applications performing digital filtering, adaptive FIR filters, mixers, and other similar systems requiring high-speed processing.

Fabricated in a submicron CMOS process, the TMC2246A operates at a guaranteed clock rate of 60 MHz over the full temperature and supply voltage ranges. It is pin- and function-compatible with CADEKA's TMC2246, while providing higher speed operation and lower power dissipation. It is available in a 120 pin Plastic Pin Grid Array (PPGA), 120 pin Ceramic Pin Grid Array (CPGA), 120 lead MQFP to PPGA (MPGA), and a 120 lead Metric Quad FlatPack (MQFP).

Block Diagram



Functional Description


The TMC2246A Image Filter is a flexible multiplier-summer array which computes the accumulated sum of four 11x10 bit products, allowing word growth up to 25 bits.

The inputs are user-configurable, allowing latching of either the 10- or 11-bit input data. The data format is user-selectable between integer or fractional two's complement arithmetic. Total latency from input registers to output data port is 5 clocks.

The output data path is 16 bits wide, providing the lower 16 bits of the accumulator when in integer format or the upper 16 bits of the 25-bit accumulator path when fractional two's complement notation is selected. One-time rounding to 16 bits is performed automatically when accumulating fractional data, but is disabled when operating in integer format to maintain the integrity of the least-significant bits.

Pin Assignments


120 Pin Plastic Pin Grid Array, H5 Package, 120 Pin Ceramic Pin Grid Array, G1 Package, and 120 Pin Metric Quad FlatPack to 120 Pin Plastic Pin Array, H6 Package



Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	ENSEL	C5	D4 ₈	G11	D3 ₅	L10	C2 ₈
A2	ENB2	C6	D4 ₄	G12	D3 ₆	L11	D2 ₀
A3	ENB3	C7	GND	G13	D3 ₄	L12	D2 ₄
A4	D4 ₇	C8	VDD	H1	S ₆	L13	D2 ₅
A5	D4 ₅	C9	C4 ₅	H2	S ₅	M1	D1 ₉
A6	D4 ₂	C10	C4 ₁	H3	VDD	M2	D1 ₄
A7	D4 ₁	C11	C3 ₁	H11	GND	M3	D1 ₁
A8	C4 ₁₀	C12	C3 ₃	H12	D3 ₈	M4	C1 ₁₀
A9	C4 ₈	C13	C3 ₆	H13	D3 ₇	M5	C1 ₇
A10	C4 ₆	D1	S ₁₃	J1	S ₄	M6	C1 ₅
A11	C4 ₃	D2	S ₁₄	J2	S ₃	M7	C1 ₃
A12	C4 ₀	D3	OCEN	J3	GND	M8	C1 ₀
A13	C3 ₂	D11	C3 ₄	J11	D2 ₇	M9	C2 ₂
B1	ACC	D12	C3 ₇	J12	D2 ₉	M10	C2 ₅
B2	FSEL	D13	C3 ₉	J13	D3 ₉	M11	C2 ₉
B3	ENB4	E1	S ₁₁	K1	S ₂	M12	D2 ₁
B4	D4 ₉	E2	S ₁₂	K2	S ₁	M13	D2 ₂
B5	D4 ₆	E3	GND	K3	D1 ₈	N1	D1 ₆
B6	D4 ₃	E11	C3 ₈	K11	D2 ₃	N2	D1 ₃
B7	D4 ₀	E12	C3 ₁₀	K12	D2 ₆	N3	D1 ₀
B8	C4 ₉	E13	D3 ₀	K13	D2 ₈	N4	C1 ₈
B9	C4 ₇	F1	S ₉	L1	S ₀	N5	C1 ₆
B10	C4 ₄	F2	S ₁₀	L2	D1 ₇	N6	C1 ₄
B11	C4 ₂	F3	VDD	L3	D1 ₅	N7	C1 ₂
B12	C3 ₀	F11	D3 ₁	L4	D1 ₂	N8	C1 ₁
B13	C3 ₅	F12	D3 ₂	L5	C1 ₉	N9	C2 ₁
C1	S ₁₅	F13	D3 ₃	L6	GND	N10	C2 ₃
C2	OEN	G1	S ₇	L7	VDD	N11	C2 ₆
C3	CLK	G2	S ₈	L8	C2 ₀	N12	C2 ₇
C4	ENB1	G3	GND	L9	C2 ₄	N13	C2 ₁₀

Pin Assignments

120 Lead Metric Quad Flat Pack (KE) Package



Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	CLK	25	S ₁	49	C ₁₀	73	D ₃₈	97	C ₄₄
2	FSEL	26	S ₀	50	C ₂₀	74	D ₃₇	98	C ₄₅
3	ACC	27	D ₁₉	51	C ₂₁	75	D ₃₆	99	C ₄₆
4	OCEN	28	D ₁₈	52	C ₂₂	76	D ₃₅	100	C ₄₇
5	OEN	29	D ₁₇	53	C ₂₃	77	D ₃₄	101	C ₄₈
6	S ₁₅	30	D ₁₆	54	C ₂₄	78	D ₃₃	102	V _{DD}
7	S ₁₄	31	D ₁₅	55	C ₂₅	79	D ₃₂	103	C ₄₉
8	GND	32	D ₁₄	56	C ₂₆	80	D ₃₁	104	C ₄₁₀
9	S ₁₃	33	D ₁₃	57	C ₂₇	81	D ₃₀	105	D ₄₀
10	S ₁₂	34	D ₁₂	58	C ₂₈	82	C ₃₁₀	106	GND
11	S ₁₁	35	D ₁₁	59	C ₂₉	83	C ₃₉	107	D ₄₁
12	V _{DD}	36	D ₁₀	60	C ₂₁₀	84	C ₃₈	108	D ₄₂
13	S ₁₀	37	C ₁₁₀	61	D ₂₀	85	C ₃₇	109	D ₄₃
14	S ₉	38	C ₁₉	62	D ₂₁	86	C ₃₆	110	D ₄₄
15	S ₈	39	C ₁₈	63	D ₂₂	87	C ₃₅	111	D ₄₅
16	GND	40	C ₁₇	64	D ₂₃	88	C ₃₄	112	D ₄₆
17	S ₇	41	C ₁₆	65	D ₂₄	89	C ₃₃	113	D ₄₇
18	S ₆	42	GND	66	D ₂₅	90	C ₃₂	114	D ₄₈
19	S ₅	43	C ₁₅	67	D ₂₆	91	C ₃₁	115	D ₄₉
20	V _{DD}	44	C ₁₄	68	D ₂₇	92	C ₃₀	116	ENB3
21	S ₄	45	C ₁₃	69	D ₂₈	93	C ₄₀	117	ENB2
22	S ₃	46	V _{DD}	70	D ₂₉	94	C ₄₁	118	ENB1
23	S ₂	47	C ₁₂	71	D ₃₉	95	C ₄₂	119	ENB4
24	GND	48	C ₁₁	72	GND	96	C ₄₃	120	ENSEL

Pin Descriptions

Pin Name	Pin Number		Pin Function Description
	CPGA/PPGA/ MPGA	MQFP	
Power			
V _{DD}	F3, H3, L7, C8	12, 20, 46, 102	Supply Voltage. The TMC2246A operates from a single +5V supply. All power and ground pins must be connected.
GND	E3, G3, J3, L6, H11, C7	8, 16, 24, 42, 72, 106	Ground. The TMC2246A operates from a single +5V supply. All power and ground pins must be connected.
Clock			
CLK	C3	1	System Clock. The TMC2246A operates from a single master clock input. The rising edge of clock strobes all enabled registers. All timing specifications are referenced to the rising edge of CLK.
Inputs			
D1 ₉₋₀	M1, K3, L2, N1, L3, M2, N2, L4, M3, N3	27, 28, 29, 30, 31, 32, 33, 34, 35, 36	Data Input Ports. D1 through D4 are the 10-bit data input ports. The LSB is Dx ₀ .
D2 ₉₋₀	J12, K13, J11, K12, L13, L12, K11, M13, M12, L11	70, 69, 68, 67, 66, 65, 64, 63, 62, 61	
D3 ₉₋₀	J13, H12, H13, G12, G11, G13, F13, F12, F11, E13	71, 73, 74, 75, 76, 77, 78, 79, 80, 81	
D4 ₉₋₀	B4, C5, A4, B5, A5, C6, B6, A6, A7, B7	115, 114, 113, 112, 111, 110, 109, 108, 107, 105	
C1 ₁₀₋₀	M4, L5, N4, M5, N5, M6, N6, M7, N7, N8, M8	37, 38, 39, 40, 41, 43, 44, 45, 47, 48, 49	Coefficient Input Ports. C1 through C4 are the 11-bit coefficient input ports. The LSB is Cx ₀ .
C2 ₁₀₋₀	N13, M11, L10, N12, N11, M10, L9, N10, M9, N9, L8	60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50	
C3 ₁₀₋₀	E12, D13, E11, D12, C13, B13, D11, C12, A13, C11, B12	82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92	
C4 ₁₀₋₀	A8, B8, A9, B9, A10, C9, B10, A11, B11, C10, A12	104, 103, 101, 100, 99, 98, 97, 96, 95, 94, 93	
Outputs			
S ₁₅₋₀	C1, D2, D1, E2, E1, F2, F1, G2, G1, H1, H2, J1, J2, K1, K2, L1	6, 7, 9, 10, 11, 13, 14, 15, 17, 18, 19, 21, 22, 23, 25, 26	Sum Output. The current 16-bit result is available at the Sum output. The LSB is S ₀ . See the Functional Block Diagram.

Pin Descriptions (continued)

Pin Name	Pin Number		Pin Function Description
	CPGA/PPGA/ MPGA	MQFP	
Controls			
FSEL	B2	2	Format Select. Coefficients input during the current clock are assumed to be in fractional two's complement format. Rounding to 16 bits is performed as determined by the accumulator control, ACC, and the upper 16 bits of the accumulator are output when the registered Format Select input (FSEL) is LOW. When FSEL is HIGH, two's complement integer format is assumed, and the lower 16 bits of the accumulator are presented at the output. No rounding is performed when operating in integer mode. See the Functional Block Diagram and the Applications Discussion.
ENSEL	A1	120	Enable Select. The registered Enable Select determines whether the data or the coefficient input registers may be held on the next rising edge of clock, in conjunction with the individual input enables ENB1–ENB4. See Table 1.
ENB1– ENB4	C4, A2, A3, B3	118, 117, 116, 119	Input Enables. When ENBi (i=1, 2, 3, or 4) is LOW, registers Ci and Di are both strobed by the next rising edge of CLK. When ENBi is HIGH and ENSEL is LOW, Di is strobed, but Ci is held. When ENBi and ENSEL are both HIGH, Di is held and Ci is strobed. See Table 1. Thus, either or both input registers to each multiplier are updated on each clock cycle.
ACC	B1	3	Accumulate. When the registered ACCumulator control is LOW, no internal accumulation will be performed on the data input during the current clock, effectively clearing the prior accumulated sum. If operating in fractional two's complement format (FSEL = LOW), one-half LSB rounding to 16 bits is performed on the result. This allows the user to perform summations without propagating roundoff errors. When ACC is HIGH, the internal accumulator adds the emerging products to the sum of previous products, without performing additional rounding.
$\overline{\text{OCEN}}$	D3	4	Output Register Enable. The output of the accumulator is latched into the output register on the next clock when the Output Register Clock Enable is LOW. When $\overline{\text{OCEN}}$ is HIGH the contents of the output register remain unchanged; however, accumulation will continue internally if ACC remains HIGH.
$\overline{\text{OEN}}$	C2	5	Output Enable. Data currently in the output registers is available at the output bus S ₁₅₋₀ when the asynchronous Output Enable is LOW. When OEN is HIGH, the outputs are in the high-impedance state.
No Connect			
NC	D4 (Index Pin)		Not Connected. (Optional)

Note:

1. X denotes a "Don't Care" condition.
2. Any register not explicitly held is updated on the next rising edge of CLK.

Table 1. Input Register Control

ENB1-4	ENSEL	Input Register Held
1	1	Data i
1	0	Coefficient i
0	X	None

Data Formats

Fractional Two's Complement Format (FSEL = LOW)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BIT
						-2^0	2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}	2^{-7}	2^{-8}	2^{-9}	DATA (D1-4)
					-2^1	2^0	2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}	2^{-7}	2^{-8}	2^{-9}	COEFFICIENT (C1-4)
-2^6	2^5	2^4	2^3	2^2	2^1	2^0	2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}	2^{-7}	2^{-8}	2^{-9}	SUM

Integer Two's Complement Format (FSEL = HIGH)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BIT
						-2^9	2^8	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0	DATA (D1-4)
					-2^{10}	2^9	2^8	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0	COEFFICIENT (C1-4)
-2^{15}	2^{14}	2^{13}	2^{12}	2^{11}	2^{10}	2^9	2^8	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0	SUM

Integer Two's Complement Data / Fractional Two's Complement Coefficient Format (FSEL = LOW)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BIT
						-2^9	2^8	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0	DATA (D1-4)
					-2^1	2^0	2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}	2^{-7}	2^{-8}	2^{-9}	COEFFICIENT (C1-4)
-2^{15}	2^{14}	2^{13}	2^{12}	2^{11}	2^{10}	2^9	2^8	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0	SUM

Note: A minus sign indicates the sign bit.

Figure 1. Data Formats

Equivalent Circuits and Threshold Levels




Figure 2. Equivalent Digital Input Circuit




Figure 3. Equivalent Digital Output Circuit




Figure 4. Threshold Levels for Three-State Measurement

Absolute Maximum Ratings (beyond which the device may be damaged)¹

Parameter	Min	Max	Unit
Supply Voltage	-0.5	7.0	V
Input Voltage	-0.5	V _{DD} + 0.5	V
Output, Applied Voltage ²	-0.5	V _{DD} + 0.5	V
Output, Externally Forced Current ^{3,4}	-3.0	6.0	mA
Output, Short Circuit Duration (single output in HIGH state to ground)		1	sec
Operating, Ambient Temperature	-20	110	°C
Junction Temperature		140	°C
Storage Temperature	-65	150	°C
Lead Soldering (10 seconds)		300	°C

Notes:

1. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing into the device.

Operating Conditions

Parameter		Min	Nom	Max	Units
V _{DD}	Power Supply Voltage	4.75	5.0	5.25	V
f _{CLK}	Clock frequency	TMC2246A		30	MHz
		TMC2246A-1		40	MHz
		TMC2246A-2		60	MHz
t _{PWH}	CLK pulse width, HIGH	8			ns
t _{PWL}	CLK pulse width, LOW	6			ns
t _S	Input Data Set-up Time	6			ns
t _H	Input Data Hold Time	1.5			ns
V _{IH}	Input Voltage, Logic HIGH	2.0			V
V _{IL}	Input Voltage, Logic LOW			0.8	V
I _{OH}	Output Current, Logic HIGH			-2.0	mA
I _{OL}	Output Current, Logic LOW			4.0	mA
T _A	Ambient Temperature, Still Air	0		70	°C

Electrical Characteristics

Parameter		Conditions	Min	Typ	Max	Units
I _{DD}	Total Power Supply Current	V _{DD} = Max, C _{LOAD} = 25pF, f _{CLK} = Max				
		TMC2246A			95	mA
		TMC2246A-1			120	mA
		TMC2246A-2			170	mA
I _{DDU}	Power Supply Current, Unloaded	V _{DD} = Max, \overline{OEN} = HIGH, f _{CLK} = Max				
		TMC2246A			80	mA
		TMC2246A-1			100	mA
		TMC2246A-2			140	mA
I _{DDQ}	Power Supply Current, Quiescent	V _{DD} = Max, CLK = LOW			5	mA
C _{PIN}	I/O Pin Capacitance		5			pF
I _{IH}	Input Current, HIGH	V _{DD} = Max, V _{IN} = V _{DD}			±10	µA
I _{IL}	Input Current, LOW	V _{DD} = Max, V _{IN} = 0 V			±10	µA
I _{OZH}	Hi-Z Output Leakage Current, Output HIGH	V _{DD} = Max, V _{IN} = V _{DD}			±10	µA
I _{OZL}	Hi-Z Output Leakage Current, Output LOW	V _{DD} = Max, V _{IN} = 0 V			±10	µA
I _{OS}	Short-Circuit Current		-20		-80	mA
V _{OH}	Output Voltage, HIGH	S ₁₅₋₀ , I _{OH} = Max	2.4			V
V _{OL}	Output Voltage, LOW	S ₁₅₋₀ , I _{OL} = Max			0.4	V


Switching Characteristics

Parameter		Conditions ¹	Min	Typ	Max	Units
t _{DO}	Output Delay Time	C _{LOAD} = 25 pF			14	ns
t _{HO}	Output Hold Time	C _{LOAD} = 25 pF	4			ns
t _{ENA}	Three-State Output Enable Delay	C _{LOAD} = 0 pF			10	ns
t _{DIS}	Three-State Output Disable Delay	C _{LOAD} = 0 pF			10	ns

Note:

1. All transitions are measured at a 1.5V level except for t_{ENA} and t_{DIS}.

Timing Diagram



- Notes:**
 1. Except \overline{OEN} .
 2. Assumes $\overline{OEN} = \text{LOW}$.

Application Notes

Typical Operation

The versatile input clock enables and unrestricted data and coefficient inputs provided on the TMC2246A allow considerable flexibility in numerous image and signal processing architectures.

Table 2 shows a typical sequence of operations which clarifies the inherent latencies of the device and illustrates fixed coefficient storage, product accumulation, and device re-configuration prior to beginning a new accumulation. This assumes that the device is set to fractional two's complement mode ($FSEL = \text{LOW}$) with $\overline{OCEN} = \text{LOW}$, $\overline{OEN} = \text{LOW}$, and the input registers configured to hold coefficients only ($ENSEL = \text{LOW}$). X= "don't care."

Using the TMC2246A for Pixel Interpolation

As a companion product to the TMC2301 Image Resampling Sequencer, the TMC2246A offers an excellent tool for performing high-speed pixel interpolation and image filtering.

Any pixel resampling operation with multiple-pixel kernels must utilize some parallel-processing technique, such as memory banding, to maintain high-speed image throughput rates. Memory banding utilizes adders to generate parallel offset addresses, allowing the user to access multiple pixel locations simultaneously. Using such techniques, one TMC2246A can perform bilinear interpolation (four-pixel kernel) with no loss in system performance.

Larger kernels can be realized in similar systems with additional TMC2246As. Figure 5 illustrates a basic pixel interpolation application.

Table 2. Typical TMC2246A Operation Sequence

CLK	D1	C1	ENB1	D2	C2	ENB2	D3	C3	ENB3	D4	C4	ENB4	ACC	Sum
0	-	-	0	-	-	0	-	-	0	-	-	0	-	-
1	D1(1)	C1(1)	1	D2(1)	C2(1)	1	D3(1)	C3(1)	1	D4(1)	C4(1)	1	0	-
2	D1(2)	X	0	D2(2)	C2(2)	0	D3(2)	X	1	D4(2)	X	1	1	-
3	D1(3)	C1(3)	0	D2(3)	C2(3)	0	D3(3)	X	0	D4(3)	X	0	1	
4	D1(4)	C1(4)	-	D2(4)	C2(4)	-	D3(4)	C3(4)	-	D4(4)	C4(4)	-	0	
5														$S(5)=D1(1)C1(1)+D2(1)C2(1)+D3(1)C3(1)+D4(1)C4(1)+2^{-10}$
6														$S(6)=S(5)+D1(2)C1(1)+D2(2)C2(1)+D3(2)C3(1)+D4(2)C4(1)$
7														$S(7)=S(6)+D1(3)C1(3)+D2(3)C2(3)+D3(3)C3(1)+D4(3)C4(1)$
8														$S(8)=D1(4)C1(4)+D2(4)C2(4)+D3(4)C3(4)+D4(4)C4(4)+2^{-10}$

Notice in this example, operating in fractional two's complement mode, that rounding is imposed on the first cycle only of an accumulation. This avoids the propagation of accumulated roundoff errors.




Figure 5. Bilinear Interpolation Using the TMC2246A

TMC2246A Applications in Digital Filtering

Unrestricted access to all input ports of the TMC2246A allows the user considerable flexibility in realizing numerous digital filter architectures. Figure 6 illustrates how the device may be utilized as a flexible high-speed FIR filter with the ability to modify all of the filter coefficients dynamically or to store a fixed set if desired.

Longer filters, with more taps, are realized by including an external adder (such as the common 74381 type) to cascade multiple TMC2246As. Alternatively, two additional taps and a cascading adder are available in the Fairchild TMC2249A Digital Mixer.




Figure 6. Using the TMC2246A For FIR Filtering

Related Products

- TMC2301 Image Resampling Sequencer
- TMC2302A Image Manipulation Sequencer
- TMC2249A Video Mixer
- TMC2242B Half-Band Filter



Mechanical Dimensions

120-Lead CPGA Package

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	.080	.160	2.03	4.06	
A1	.040	.060	1.01	1.53	
A2	.125	.215	3.17	5.46	
øB	.016	.020	0.40	0.51	2
øB2	.050 NOM.		1.27 NOM.		2
D	1.340	1.380	33.27	35.05	SQ
D1	1.200 BSC		30.48 BSC		
e	.100 BSC		2.54 BSC		
L	.110	.145	2.79	3.68	
L1	.170	.190	4.31	4.83	
M	13		13		3
N	120		120		4
P	.003	—	.076	—	

Notes:

1. Pin #1 identifier shall be within shaded area shown.
2. Pin diameter excludes solder dip finish.
3. Dimension "M" defines matrix size.
4. Dimension "N" defines the maximum possible number of pins.
5. Orientation pin is at supplier's option.
6. Controlling dimension: inch.





Mechanical Dimensions

120-Lead PPGA Package

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	.080	.160	2.03	4.06	
A1	.040	.060	1.01	1.53	
A2	.125	.215	3.17	5.46	
øB	.016	.020	0.40	0.51	2
øB2	.050 NOM.		1.27 NOM.		2
D	1.340	1.380	33.27	35.05	SQ
D1	1.200 BSC		30.48 BSC		
e	.100 BSC		2.54 BSC		
L	.110	.145	2.79	3.68	
L1	.170	.190	4.31	4.83	
M	13		13		3
N	120		120		4
P	.003	—	.076	—	

Notes:

1. Pin #1 identifier shall be within shaded area shown.
2. Pin diameter excludes solder dip finish.
3. Dimension "M" defines matrix size.
4. Dimension "N" defines the maximum possible number of pins.
5. Orientation pin is at supplier's option.
6. Controlling dimension: inch.






Mechanical Dimensions

120-Lead Metric Quad Flat Package to Pin Grid Array Package (MPGA)

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	.309	.311	7.85	7.90	
A1	.145	.155	3.68	3.94	
A2	.080	.090	2.03	2.29	
A3	.050 TYP.		1.27 TYP.		
øB	.016	.020	0.40	0.51	2
øB2	.050 NOM.		1.27 NOM.		2
D	1.355	1.365	34.42	34.67	SQ
D1	1.200 BSC		30.48 BSC		
e	.100 BSC		2.54 BSC		
L	.175	.185	4.45	4.70	
M	13		13		3
N	120		120		4

Notes:

1. Pin #1 identifier shall be within shaded area shown.
2. Pin diameter excludes solder dip finish.
3. Dimension "M" defines matrix size.
4. Dimension "N" defines the maximum possible number of pins.
5. Orientation pin is at supplier's option.
6. Controlling dimension: inch.






Mechanical Dimensions

120-Lead MQFP Package

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	—	.154	—	3.92	
A1	.010	—	.25	—	
A2	.125	.144	3.17	3.67	
B	.012	.018	.30	.45	3, 5
C	.005	.009	.13	.23	5
D/E	1.219	1.238	30.95	31.45	
D1/E1	1.098	1.106	27.90	28.10	
e	.0315 BSC		.80 BSC		
L	.026	.037	.65	.95	4
N	120		120		
ND	30		30		
α	0°	7°	0°	7°	
ccc	—	.004	—	.10	

Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
2. Controlling dimension is millimeters.
3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.
4. "L" is the length of terminal for soldering to a substrate.
5. "B" & "C" includes lead finish thickness.



Ordering Information

Product Number	Temperature Range	Speed Grade	Screening	Package	Package Marking
TMC2246AG1C	0°C to 70°C	30 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2246AG1C
TMC2246AG1C1	0°C to 70°C	40 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2246AG1C1
TMC2246AG1C2	0°C to 70°C	60 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2246AG1C2
TMC2246AH5C	0°C to 70°C	30 MHz	Commercial	120 Pin Plastic Pin Grid Array	2246AH5C
TMC2246AH5C1	0°C to 70°C	40 MHz	Commercial	120 Pin Plastic Pin Grid Array	2246AH5C1
TMC2246AH5C2	0°C to 70°C	60 MHz	Commercial	120 Pin Plastic Pin Grid Array	2246AH5C2
TMC2246AH6C	0°C to 70°C	30 MHz	Commercial	120 Lead Metric Quad Flat Pack to Pin Grid Array	N/A
TMC2246AH6C1	0°C to 70°C	40 MHz	Commercial	120 Lead Metric Quad Flat Pack to Pin Grid Array	N/A
TMC2246AH6C2	0°C to 70°C	60 MHz	Commercial	120 Lead Metric Quad Flat Pack to Pin Grid Array	N/A
TMC2246AKEC	0°C to 70°C	30 MHz	Commercial	120 Lead Metric Quad FlatPack	2246AKEC
TMC2246AKEC1	0°C to 70°C	40 MHz	Commercial	120 Lead Metric Quad FlatPack	2246AKEC1
TMC2246AKEC2	0°C to 70°C	60 MHz	Commercial	120 Lead Metric Quad FlatPack	2246AKEC2

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado
 T: 970.663.5452
 T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

