# Freescale Semiconductor

Advance Information


# H-Bridge Gate Driver IC

The 33883 is an H-bridge gate driver (also known as a full-bridge pre-driver) IC with integrated charge pump and independent high and low side gate driver channels. The gate driver channels are independently controlled by four separate input pins, thus allowing the device to be optionally configured as two independent high side gate drivers and two independent low side gate drivers. The low side channels are referenced to ground. The high side channels are floating.

The gate driver outputs can source and sink up to 1.0 A peak current pulses, permitting large gate-charge MOSFETs to be driven and/or high pulse- width modulation (PWM) frequencies to be utilized. A linear regulator is incorporated, providing a 15 V typical gate supply to the low side gate drivers.

### Features

- +  $V_{CC}$  operating voltage range from 5.5 V up to 55 V
- +  $V_{CC2}$  operating voltage range from 5.5 V up to 28 V
- CMOS/LSTTL compatible I/O
- 1.0 A peak gate driver current
- · Built-in high side charge pump
- Under-voltage lockout (UVLO)
- Over-voltage lockout (OVLO)
- Global enable with <10  $\mu$ A Sleep mode
- Supports PWM up to 100 kHz



33883

H-BRIDGE GATE DRIVER IC

ORDERING INFORMATION					
<b>Device</b> (Add R2 Suffix for Tape and Reel <b>)</b>	Temperature Range (T <sub>A</sub> )	Package			
MC33883HEG	-40 °C to 125 °C	20 SOICW			






Figure 1. 33883 Simplified Application Diagram

\* This document contains certain information on a new product.
 Specifications and information herein are subject to change without notice.
 © Freescale Semiconductor, Inc., 2007-2012. All rights reserved.




### INTERNAL BLOCK DIAGRAM





## **PIN CONNECTIONS**



### Figure 3. 33883 20-SOICW Pin Connections

A functional description of each pin can be found in the Functional Pin Description section beginning on page 10.

Table 1. 20-SOICW Pin Definitions

Pin	Pin Name	Formal Name	Definition
1	VCC	Supply Voltage 1	Device power supply 1.
2	C2	Charge Pump Capacitor	External capacitor for internal charge pump.
3	CP_OUT	Charge Pump Out	External reservoir capacitor for internal charge pump.
4	SRC_HS1	Source 1 Output High Side	Source of high-side 1 MOSFET
5	GATE_HS 1	Gate 1 Output High Side	Gate of high-side 1 MOSFET.
6	IN_HS1	Input High Side 1	Logic input control of high-side 1 gate (i.e., IN_HS1 logic HIGH = GATE_HS1 HIGH).
7	IN_LS1	Input Low Side 1	Logic input control of low-side 1 gate (i.e., IN_LS1 logic HIGH = GATE_LS1 HIGH).
8	GATE_LS1	Gate 1 Output Low Side	Gate of low-side 1 MOSFET.
9	GND1	Ground 1	Device ground 1.
10	LR_OUT	Linear Regulator Output	Output of internal linear regulator.
11	VCC2	Supply Voltage 2	Device power supply 2.
12	GND_A	Analog Ground	Device analog ground.
13	C1	Charge Pump Capacitor	External capacitor for internal charge pump.
14	GND2	Ground 2	Device ground 2.
15	GATE_LS2	Gate 2 Output Low Side	Gate of low-side 2 MOSFET.
16	IN_LS2	Input Low Side 2	Logic input control of low-side 2 gate (i.e., IN_LS2 logic HIGH = GATE_LS2 HIGH).
17	IN_HS2	Input High Side 2	Logic input control of high-side 2 gate (i.e., IN_HS2 logic HIGH = GATE_HS2 HIGH).
18	GATE_HS 2	Gate 2 Output High Side	Gate of high-side 2 MOSFET.
19	SRC_HS2	Source 2 Output High Side	Source of high-side 2 MOSFET.
20	G_EN	Global Enable	Logic input Enable control of device (i.e., G_EN logic HIGH = Full Operation, G_EN logic LOW = Sleep Mode).

# **ELECTRICAL CHARACTERISTICS**

### **MAXIMUM RATINGS**

### Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS	•		•
Supply Voltage 1	V <sub>CC</sub>	-0.3 to 65	V
Supply Voltage 2 <sup>(1)</sup>	V <sub>CC2</sub>	-0.3 to 35	V
Linear Regulator Output Voltage	V <sub>LR_OUT</sub>	-0.3 to 18	V
High-Side Floating Supply Absolute Voltage	V <sub>CP_OUT</sub>	-0.3 to 65	V
High-Side Floating Source Voltage	V <sub>SRC_HS</sub>	-2.0 to 65	V
High-Side Source Current from CP_OUT in Switch ON State	۱ <sub>S</sub>	250	mA
High-Side Gate Voltage	V <sub>GATE_HS</sub>	-0.3 to 65	V
High-Side Gate Source Voltage <sup>(2)</sup>	V <sub>GATE_HS</sub> - V <sub>SRC_HS</sub>	-0.3 to 20	V
High-Side Floating Supply Gate Voltage	V <sub>CP_OUT</sub> - V <sub>GATE_HS</sub>	-0.3 to 65	V
Low-Side Gate Voltage	V <sub>GATE_LS</sub>	-0.3 to 17	V
Wake-Up Voltage	V <sub>G_EN</sub>	-0.3 to 35	V
Logic Input Voltage	V <sub>IN</sub>	-0.3 to 10	V
Charge Pump Capacitor Voltage	V <sub>C1</sub>	-0.3 to V <sub>LR_OUT</sub>	V
Charge Pump Capacitor Voltage	V <sub>C2</sub>	-0.3 to 65	V
ESD Voltage <sup>(3)</sup> Human Body Model on All Pins (V <sub>CC</sub> and V <sub>CC2</sub> as Two Power	N N	14500	V
Supplies) Machine Model	V <sub>ESD1</sub> V <sub>ESD2</sub>	±1500 ±130	

Notes

1.  $V_{CC2}$  can sustain load dump pulse of 40 V, 400 ms, 2.0  $\Omega$ .

 In case of high current (SRC\_HS>100 mA) and high voltage (>20 V) between GATE\_HSX and SRC\_HS an external zener of 18 V is needed as shown in <u>Figure 14</u>.

3. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP}$ =100 pF,  $R_{ZAP}$ =1500  $\Omega$ ), ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP}$ =200 pF,  $R_{ZAP}$ =0  $\Omega$ ).

### Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
Power Dissipation and Thermal Characteristics			
Maximum Power Dissipation @ 25°C	PD	1.25	W
Thermal Resistance (Junction to Ambient)	$R_{\theta JA}$	100	°C/W
Operating Junction Temperature	T <sub>.1</sub>	-40 to 150	°C
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Peak Package Reflow Temperature During Reflow <sup>(4)</sup> , <sup>(5)</sup>	T <sub>PPRT</sub>	Note 5	°C

Notes

4. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

 Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

### STATIC ELECTRICAL CHARACTERISTICS

### **Table 3. Static Electrical Characteristics**

Characteristics noted under conditions  $V_{CC}$  = 12 V,  $V_{CC2}$  = 12 V,  $C_{CP}$  = 33 nF, G\_EN = 4.5 V unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A$  = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
OPERATING CONDITIONS					1
Supply Voltage 1 for Output High-Side Driver and Charge Pump	V <sub>CC</sub>	5.5	_	55	V
Supply Voltage 2 for Linear Regulation	V <sub>CC2</sub>	5.5	_	28	V
High-Side Floating Supply Absolute Voltage	V <sub>CP_OUT</sub>	V <sub>CC</sub> +4	-	V <sub>CC</sub> +11 but < 65	V
LOGIC					1
Logic 1 Input Voltage (IN_LS and IN_HS)	V <sub>IH</sub>	2.0	_	10	V
Logic 0 Input Voltage (IN_LS and IN_HS)	VIL	-	_	0.8	V
Logic 1 Input Current V <sub>IN</sub> = 5.0 V	I <sub>IN+</sub>	200	_	1000	μA
Wake-Up Input Voltage (G_EN)	V <sub>G_EN</sub>	4.5	5.0	V <sub>CC2</sub>	V
Wake-Up Input Current (G_EN) V <sub>G_EN</sub> = 14 V	I <sub>G_EN</sub>	_	200	500	μA
Wake-Up Input Current (G_EN) V <sub>G_EN</sub> = 28 V	I <sub>G_EN2</sub>	_	_	1.5	mA
LINEAR REGULATOR					1
Linear Regulator $V_{LR\_OUT} @ V_{CC2}$ from 15 V to 28 V, I <sub>LOAD</sub> from 0 mA to 20 mA $V_{LR\_OUT} @ I_{LOAD} = 20$ mA $V_{LR\_OUT} @ I_{LOAD} = 20$ mA, $V_{CC2} = 5.5$ V, $V_{CC} = 5.5$ V	V <sub>LR_OUT</sub>	12.5 V <sub>CC2</sub> -1.5 4.0	- - -	16.5 - -	V
CHARGE PUMP					
Charge Pump Output Voltage, Reference to VCC $V_{CC} = 12 \text{ V}, I_{LOAD} = 0 \text{ mA}, C_{CP_OUT} = 1.0 \mu\text{F}$ $V_{CC} = 12 \text{ V}, I_{LOAD} = 7.0 \text{ mA}, C_{CP_OUT} = 1.0 \mu\text{F}$ $V_{CC2} = V_{CC} = 5.5 \text{ V}, I_{LOAD} = 0 \text{ mA}, C_{CP_OUT} = 1.0 \mu\text{F}$ $V_{CC2} = V_{CC} = 5.5 \text{ V}, I_{LOAD} = 7.0 \text{ mA}, C_{CP_OUT} = 1.0 \mu\text{F}$ $V_{CC} = 55 \text{ V}, I_{LOAD} = 0 \text{ mA}, C_{CP_OUT} = 1.0 \mu\text{F}$ $V_{CC} = 55 \text{ V}, I_{LOAD} = 7.0 \text{ mA}, C_{CP_OUT} = 1.0 \mu\text{F}$	V <sub>CP_OUT</sub>	7.5 7.0 2.3 1.8 7.5 7.0	- - - -	- - - - -	V
Peak Current Through Pin C1 Under Rapidly Changing VCC Voltages (see Figure 13, page $\frac{17}{1}$ )	I <sub>C1</sub>	-2.0	_	2.0	A
Minimum Peak Voltage at Pin C1 Under Rapidly Changing VCC Voltages (see Figure 13, page 17)	V <sub>C1</sub> MIN	-1.5	_	_	V

### Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions  $V_{CC}$  = 12 V,  $V_{CC2}$  = 12 V,  $C_{CP}$  = 33 nF, G\_EN = 4.5 V unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A$  = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SUPPLY VOLTAGE	1				
Quiescent VCC Supply Current	IV <sub>CCSLEEP</sub>				μA
$V_{G_{EN}} = 0 V$ and $V_{CC} = 55 V$		-	-	10	
$V_{G_{EN}}$ = 0 V and $V_{CC}$ = 12 V		-	_	10	
Operating VCC Supply Current <sup>(6)</sup>	IV <sub>CCOP</sub>				mA
$V_{CC}$ = 55 V and $V_{CC2}$ = 28 V		-	2.2	-	
$V_{CC}$ = 12 V and $V_{CC2}$ = 12 V		-	0.7	-	
Additional Operating $V_{CC}$ Supply Current for Each Logic Input Pin Active	IV <sub>CCLOG</sub>				mA
$V_{CC}$ = 55 V and $V_{CC2}$ = 28 V $^{(7)}$		-	-	5.0	
Quiescent VCC2 Supply Current	IV <sub>CC2SLEEP</sub>				μA
$V_{G_{EN}} = 0 V and V_{CC} = 12 V$		_	-	5.0	
$V_{G_{EN}} = 0 V and V_{CC} = 28 V$		-	-	5.0	
Operating VCC2 Supply Current <sup>(6)</sup>	IV <sub>CC2OP</sub>				mA
$V_{CC}$ = 55 V and $V_{CC2}$ = 28 V		_	-	12	
$V_{CC}$ = 12 V and $V_{CC2}$ = 12 V		-	—	9.0	
Additional Operating VCC2 Supply Current for Each Logic Input Pin Active	IV <sub>CC2LOG</sub>				mA
$V_{CC}$ = 55 V and $V_{CC2}$ = 28 V <sup>(7)</sup>					
		_	-	5.0	
Undervoltage Shutdown VCC	UV	4.0	5.0	5.5	V
Undervoltage Shutdown VCC2 <sup>(8)</sup>	UV2	4.0	5.0	5.5	V
Overvoltage Shutdown VCC	OV	57	61	65	V
Overvoltage Shutdown VCC2	OV2	29.5	31	35	V
OUTPUT			•	•	
Output Sink Resistance (Turned Off)	R <sub>DS</sub>				Ω
$I_{discharge LSS} = 50 \text{ mA}$ , $V_{SRC}_{HS} = 0 \text{ V}^{(8)}$		-	-	22	
Output Source Resistance (Turned On)	R <sub>DS</sub>				Ω
$I_{charge HSS}$ = 50 mA, $V_{CP_OUT}$ = 20 V <sup>(8)</sup>	_	-	-	22	
Charge Current of the External High-Side MOSFET Through GATE_HSn Pin $^{(9)}$	ICHARGE HSS	_	100	200	mA
Maximum Voltage (V <sub>GATE_HS</sub> - V <sub>SRC_HS</sub> )	VMAX				V
			1	1	1

Notes

6. Logic input pin inactive (high impedance).

INH = Logic 1,  $I_{S}$ max = 5.0 mA

7. High-frequency PWM-ing (» 20 kHz) of the logic inputs will result in greater power dissipation within the device. Care must be taken to remain within the package power handling rating.

8. The device may exhibit predictable behavior between 4.0 V and 5.5 V.

9. See <u>Figure 5</u>, page <u>12</u>, for a description of charge current.

### **DYNAMIC ELECTRICAL CHARACTERISTICS**

#### **Table 4. Dynamic Electrical Characteristics**

Characteristics noted under conditions 7.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C, GND = 0.0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Мах	Unit
TIMING CHARACTERISTICS					•
Propagation Delay High Side and Low Side	t <sub>PD</sub>				ns
C <sub>LOAD</sub> = 5.0 nF, Between 50% Input to 50% Output <sup>(10)</sup> (see <u>Figure 4</u> )		-	200	300	
Turn-On Rise Time	t <sub>R</sub>				ns
C <sub>LOAD</sub> = 5.0 nF, 10% to 90% <sup>(10)</sup> , <sup>(11)</sup> (see <u>Figure 4</u> )		-	80	180	
Turn-Off Fall Time	t <sub>F</sub>				ns
C <sub>LOAD</sub> = 5.0 nF, 10% to 90% <sup>(10)</sup> , <sup>(11)</sup> (see <u>Figure 4</u> )		-	80	180	

10. C<sub>LOAD</sub> corresponds to a capacitor between GATE\_HS and SRC\_HS for the high side and between GATE\_LS and ground for low side.

11. Rise time is given by time needed to change the gate from 1.0 V to 10 V (vice versa for fall time).

# TIMING DIAGRAMS




Figure 4. Timing Characteristics

# FUNCTIONAL DESCRIPTION

### **INTRODUCTION**

The 33883 is an H-bridge gate driver (or full-bridge predriver) with integrated charge pump and independent highand low-side driver channels. It has the capability to drive large gate-charge MOSFETs and supports high PWM frequency. In sleep mode its supply current is very low.

### FUNCTIONAL PIN DESCRIPTION

### SUPPLY VOLTAGE PINS (VCC AND VCC2)

The VCC and VCC2 pins are the power supply inputs to the device. V<sub>CC</sub> is used for the output high-side drivers and the charge pump. V<sub>CC2</sub> is used for the linear regulation. They can be connected together or independent with different voltage values. The device can operate with V<sub>CC</sub> up to 55 V and V<sub>CC2</sub> up to 28 V.

The VCC and VCC2 pins have undervoltage (UV) and overvoltage (OV) shutdown. If one of the supply voltage drops below the undervoltage threshold or rises above the overvoltage threshold, the gate outputs are switched LOW in order to switch off the external MOSFETs. When the supply returns to a level that is above the UV threshold or below the OV threshold, the device resumes normal operation according to the established condition of the input pins.

### INPUT HIGH- AND LOW-SIDE PINS (IN\_HS1, IN\_HS2, AND IN\_LS1, IN\_LS2)

The IN\_HSn and IN\_LSn pins are input control pins used to control the gate outputs. These pins are 5.0 V CMOScompatible inputs with hysteresis. IN\_HSn and IN\_LSn independently control GATE\_HSn and GATE\_LSn, respectively.

During wake-up, the logic is supplied from the G\_EN pin. There is no internal circuit to prevent the external high-side and low-side MOSFETs from conducting at the same time.

### SOURCE OUTPUT HIGH-SIDE PINS (SRC\_HS1 AND SRC\_HS2)

The SRC\_HSn pins are the sources of the external highside MOSFETs. The external high-side MOSFETs are controlled using the IN\_HSn inputs.

### GATE HIGH- AND LOW-SIDE PINS (GATE\_HS1, GATE\_HS2, AND GATE\_LS1, GATE\_LS2)

The GATE\_HSn and GATE\_LSn pins are the gates of the external high- and low-side MOSFETs. The external high- and low-side MOSFETs are controlled using the IN\_HSn and IN\_LSn inputs.

### GLOBAL ENABLE (G\_EN)

The G\_EN pin is used to place the device in a sleep mode. When the G\_EN pin voltage is a logic LOW state, the device

is in sleep mode. The device is enabled and fully operational when the G\_EN pin voltage is logic HIGH, typically 5.0 V.

### CHARGE PUMP OUT (CP\_OUT)

The CP\_OUT pin is used to connect an external reservoir capacitor for the charge pump.

# CHARGE PUMP CAPACITOR PINS (C1 AND C2)

The C1 and C2 pins are used to connect an external capacitor for the charge pump.

### LINEAR REGULATOR OUTPUT (LR\_OUT)

The LR\_OUT pin is the output of the internal regulator. It is used to connect an external capacitor.

### GROUND PINS (GND\_A, GND1 AND GND2)

These pins are the ground pins of the device. They should be connected together with a very low impedance connection.



Conditions	G_EN	IN_HSn	IN_LSn	Gate_HSn	Gate_LSn	Comments
Sleep	0	x	x	0	0	Device is in Sleep mode. The gates are at low state.
Normal	1	1	1	1	1	Normal mode. The gates are controlled independently.
Normal	1	0	0	0	0	Normal mode. The gates are controlled independently.
Undervoltage	1	x	x	0	0	The device is currently in fault mode. The gates are at low state. Once the fault is removed, the 33883 recovers its normal mode.
Overvoltage	1	x	x	0	0	The device is currently in fault mode. The gates are at low state. Once the fault is removed, the 33883 recovers its normal mode.
Overtemperature on High-Side Gate Driver	1	1	x	0	х	The device is currently in fault mode. The high-side gate is at low state. Once the fault is removed, the 33883 recovers its normal mode.
Overtemperature on Low-Side Gate Driver	1	x	1	Х	0	The device is currently in fault mode. The low-side gate is at low state. Once the fault is removed, the 33883 recovers its normal mode.

### Table 5. Functional Truth Table

x = Don't care.

# FUNCTIONAL DEVICE OPERATION

### **DRIVER CHARACTERISTICS**

Figure 5 represents the external circuit of the high-side gate driver. In the schematic, HSS represents the switch that is used to charge the external high-side MOSFET through the GATE\_HS pin. LSS represents the switch that is used to discharge the external high-side MOSFET through the GATE\_HS pin. A 180K $\Omega$  internal typical passive discharge resistance and a 18 V typical protection zener are in parallel with LSS. The same schematic can be applied to the external low-side MOSFET driver simply by replacing pin CP\_OUT with pin LR\_OUT, pin GATE\_HS with pin GATE\_LS, and pin SRC HS with GND.





Figure 5. High-Side Gate Driver Functional Schematic

The different voltages and current of the high-side gate driver are illustrated in Figure 6. The output driver sources a peak current of up to 1.0 A for 200 ns to turn on the gate. After 200 ns, 100 mA is continuously provided to maintain the gate charged. The output driver sinks a high current to turn off the gate. This current can be up to 1.0 A peak for a 100 nF load.



**Note** GATE\_HS is loaded with a 100 nF capacitor in the chronograms. A smaller load will give lower peak and DC charge or discharge currents.

#### Figure 6. High-Side Gate Driver Chronograms

### **OPERATIONAL MODES**

### **TURN-ON**

For turn-on, the current required to charge the gate source capacitor  $C_{iss}$  in the specified time can be calculated as follows:

$$I_{\rm P} = Q_{\rm q}/t_{\rm r} = 80 \text{ nC}/80 \text{ ns} \approx 1.0 \text{ A}$$

Where  $Q_g$  is power MOSFET gate charge and  $t_r$  is peak current for rise time.

### **TURN-OFF**

The peak current for turn-off can be obtained in the same way as for turn-on, with the exception that peak current for fall time,  $t_f$ , is substituted for  $t_r$ :

$$I_P = Q_a/t_f = 80 \text{ nC}/80 \text{ ns} \approx 1.0 \text{ A}$$

In addition to the dynamic current required to turn off or on the MOSFET, various application-related switching scenarios must be considered. These scenarios are presented in <u>Figure 7</u>. In order to withstand high dV/dt spikes, a low resistive path between gate and source is implemented during the OFF-state.




Figure 7. OFF-State Driver Requirement

#### FUNCTIONAL DEVICE OPERATION OPERATIONAL MODES

### LOW-DROP LINEAR REGULATOR

The low-drop linear regulator is supplied by V<sub>CC2</sub>. If V<sub>CC2</sub> exceeds 15.0 V, the output is limited to 14.5 V (typical).

The low-drop linear regulator provides the 5.0 V for the logic section of the driver, the V<sub>gs\_ls</sub> buffered at LR\_OUT, and the +14.5 V for the charge pump, which generates the CP\_OUT The low-drop linear regulator provides 4.0 mA average current per driver stage.

In case of the full bridge, that means approximately 16 mA - 8.0 mA for the high side and 8.0 mA for the low side.

**Note:** The average current required to switch a gate with a frequency of 100 kHz is:

 $I_{CP} = Q_{g} * f_{PWM} = 80 \text{ nC} * 100 \text{ kHz} = 8.0 \text{ mA}$ 

In a full-bridge application only one high side and one low side switches on or off at the same time.

### **CHARGE PUMP**

The charge pump generates the high-side driver supply voltage (CP\_OUT), buffered at  $C_{CP_OUT}$ . Figure 8 shows the charge pump basic circuit without load.




Figure 8. Charge Pump Basic Circuit

When the oscillator is in low state [(1) in Figure 8], C<sub>CP</sub> is charged through D2 until its voltage reaches V<sub>CC</sub> - V<sub>D2</sub>. When the oscillator is in high state (2), C<sub>CP</sub> is discharged though D1 in C<sub>CPOUT</sub>, and final voltage of the charge pump, V<sub>CPOUT</sub>, is V<sub>cc</sub> + V<sub>LROUT</sub> - 2V<sub>D</sub>. The frequency of the 33883 oscillator is about 330 kHz.

### **EXTERNAL CAPACITORS CHOICE**

External capacitors on the charge pump and on the linear regulator are necessary to supply high peak current absorbed during switching.

Figure 9 represents a simplified circuitry of the high-side gate driver. Transistors Tosc1 and Tosc2 are the oscillatorswitching MOSFETs. When Tosc1 is on, the oscillator is at low level. When Tosc2 is on, the oscillator is at high level. The capacitor  $C_{CP_OUT}$  provides peak current to the high-side MOSFET through HSS during turn-on (3).






Figure 9. High-Side Gate Driver


### C<sub>CP</sub>


 $C_{CP}$  choice depends on power MOSFET characteristics and the working switching frequency. Figure 10 contains two diagrams that depict the influence of  $C_{CP}$  value on  $V_{CP\_OUT}$  average voltage level. The diagrams represent two different frequencies for two power MOSFETs, MTP60N06HD and MPT36N06V.



MTP60N06HD ( $Q_g = 50 \text{ nC}$ )







The smaller the C<sub>CP</sub> value is, the smaller the V<sub>CP\_OUT</sub> value is. Moreover, for the same C<sub>CP</sub> value, when the switching frequency increases, the average V<sub>CP\_OUT</sub> level decreases. For most of the applications, a typical value of 33 nF is recommended.

### C<sub>CP\_OUT</sub>

<u>Figure 11</u> depicts the simplified  $C_{CP_OUT}$  current and voltage waveforms.  $f_{PWM}$  is the working switching frequency.




Figure 11. Simplified C<sub>CP\_OUT</sub> Current and Voltage Waveforms

As shown above, at high-side MOSFET turn-on V<sub>CP\_OUT</sub> voltage decreases. This decrease can be calculated according to the C<sub>CP\_OUT</sub> value as follows:

$$\Delta V_{CP_{OUT}} = \frac{Q_g}{C_{CP_{OUT}}}$$

Where Q<sub>q</sub> is power MOSFET gate charge.

### C<sub>LR\_OUT</sub>

 $C_{LR\_OUT}$  provides peak current needed by the low-side MOSFET turn-on. V<sub>LR OUT</sub> decrease is as follows:

$$\Delta V_{LR_{OUT}} = \frac{Q_g}{C_{LR OUT}}$$

### **TYPICAL VALUES OF CAPACITORS**

In most working cases the following typical values are recommended for a well-performing charge pump:

 $C_{CP}$  = 33 nF,  $C_{CP}$   $_{OUT}$  = 470 nF, and  $C_{LR}$   $_{OUT}$  = 470 nF

These values give a typical 100 mV voltage ripple on  $V_{CP\_OUT}$  and  $V_{LR\_OUT}$  with  $Q_g$  = 50 nC.

### **PROTECTION AND DIAGNOSTIC FEATURES**

### GATE PROTECTION

The low-side driver is supplied from the built-in low-drop regulator. The high-side driver is supplied from the internal charge pump buffered at CP OUT.

The low-side gate is protected by the internal linear regulator, which ensures that  $V_{GATE_LS}$  does not exceed the maximum  $V_{GS}$ . Especially when working with the charge pump, the voltage at CP\_OUT can be up to 65 V. The high-side gate is clamped internally in order to avoid a  $V_{GS}$  exceeding 18 V.

Gate protection does not include a fly-back voltage clamp that protects the driver and the external MOSFET from a fly-back voltage that can occur when driving inductive load. This fly-back voltage can reach high negative voltage values and needs to be clamped externally, as shown in Figure 12.




Figure 12. Gate Protection and Flyback Voltage Clamp

### LOAD DUMP AND REVERSE BATTERY

 $V_{CC}$  and  $V_{CC2}$  can sustain load a dump pulse of 40 V and double battery of 24 V. Protection against reverse polarity is ensured by the external power MOSFET with the free-wheeling diodes forming a conducting pass from ground to  $V_{CC}$ . Additional protection is not provided within the circuit. To protect the circuit an external diode can be put on the battery line. It is not recommended putting the diode on the ground line.

### **TEMPERATURE PROTECTION**

There is temperature shutdown protection per each halfbridge. Temperature shutdown protects the circuitry against temperature damage by switching off the output drivers. Its typical value is 175°C with an hysteresis of 15°C.

### DV/DT AT V<sub>CC</sub>

V<sub>CC</sub> voltage must be higher than (SRC\_HS voltage minus a diode drop voltage) to avoid perturbation of the high-side driver.

In some applications a large dV/dt at pin C2 owing to sudden changes at  $V_{CC}$  can cause large peak currents flowing through pin C1, as shown in Figure 13.

For positive transitions at pin C2, the absolute value of the minimum peak current,  $I_{C1}$ min, is specified at 2.0 A for a  $t_{C1}$ min duration of 600 ns.

For negative transitions at pin C2, the maximum peak current,  $I_{C1}$ max, is specified at 2.0 A for a  $t_{C1}$ max duration of 600 ns. Current sourced by pin C1 during a large dV/dt will result in a negative voltage at pin C1 (Figure 13). The minimum peak voltage  $V_{C1}$ min is specified at -1.5 V for a duration of  $t_{C1}$ max = 600 ns. A series resistor with the charge pump capacitor (Ccp) capacitor can be added in order to limit the surge current.




Figure 13. Limits of C1 Current and Voltage with Large Values of dV/dt

In the case of rapidly changing V<sub>CC</sub> voltages, the large dV/ dt may result in perturbations of the high-side driver, thereby forcing the driver into an OFF state. The addition of capacitors C3 and C4, as shown in Figure 14, reduces the dV/dt of the source line, consequently reducing driver perturbation. Typical values for R3/R4 and C3/C4 are 10  $\Omega$  and 10 nF, respectively.

## DV/DT AT V<sub>CC2</sub>

When the external high-side MOSFET is on, in case of rapid negative change of V<sub>CC2</sub> the voltage (V<sub>GATE\_HS</sub> - V<sub>SRC\_HS</sub>) can be higher than the specified 18 V. In this case a resistance in the SRC line is necessary to limit the current to 5.0 mA max. It will protect the internal zener placed between GATE\_HS and SRC pins.

In case of high current (SRC\_HS>100 mA) and high voltage (>20 V) between GATE\_HSX and SRC\_HS an external zener of 18 V is needed as shown in Figure 14.







Figure 14. Application Schematic with External Protection Circuit

# PACKAGING

### **PACKAGING DIMENSIONS**

**Important** For the most current revision of the package, visit <u>www.freescale.com</u> and do a keyword search on the 98ASB42343B drawing number below. Dimensions shown are provided for reference ONLY.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
ITLE:		DOCUMENT NO	): 98ASB42343B	REV: J

TITLE:	DOCUMENT NO: 98ASB42343B	REV: J
20LD SOIC W/B, 1.27 PITCH CASE-OUTLINE	CASE NUMBER: 751D-07	23 MAR 2005
ence conteine	STANDARD: JEDEC MS-013AC	

DW SUFFIX EG SUFFIX (PB-FREE) 20-PIN SOICW PLASTIC PACKAGE 98ASB42343B ISSUE J

# **REVISION HISTORY**

REVISION	DATE	DESCRIPTION OF CHANGES
9.0	1/2007	<ul> <li>Implemented Revision History page</li> <li>Updated to the current Freescale format and style</li> <li>Added MCZ33883EG/R2 to the Ordering Information</li> <li>Updated the package drawing to Rev. J</li> <li>Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from MAXIMUM RATINGS on page 4. Added note with instructions from www.freescale.com.</li> </ul>
10.0	10/2012	<ul> <li>Updated orderable part number from MCZ33883EG to MC33883HEG.</li> <li>Updated Freescale form and style</li> <li>Removed MC33883DW from the ordering information</li> </ul>

#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: store.esellerate.net/store/Policy.aspx?Selector=RT&s=STR0326182960&pc.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

Document Number: MC33883 Rev 10.0 10/2012

