#### **Features**

- 5 Smart Card Interfaces
  - Compliance with ISO 7816, EMV2000, GIE-CB and GSM Standards
  - Direct Connection to the Smart Cards

**Logic Level Shifters** 

**Short Circuit Current Limitation** 

4kV+ ESD Protection (MIL/STD 883 Class 3)

- 1 or 2 Master Smart Card interfaces

Synchronous Card support (with C4 and C8 Contacts)

Card Detection and Automatic de-activation sequence on card extraction

- 1 to 4 SAM/SIM cards (15 to 30mA each)
- Programmable Voltage for each smart card

Class A: 5V ±0.4V at 60 mA (±0.25V at 65 mA with VCC= 5V±10%)

Class B: 3V ±0.2V at 60 mA Class C: 1.8V ±0.14V at 40mA

- Low Ripple Noise: < 200 mV
- Programmable Activation Sequence
- Automatic de-activation on card power-fail or over-current and system power-fail
- Card Clock Stop High or Low for Card Power-down Modes
- Versatile Host Interface
  - Two Wire Interface (TWI) Link at 400kbit/s

Programmable Address allow up to 4 AT83C26 on the bus

- Programmable Interrupt Output
- Reset Output Includes
  - Power-On Reset (POR)
  - Power-Fail Detector (PFD)
- Extended Voltage Operation: 3 to 5.5V
- Low Power Consumption
  - 5 mA Maximum Operating Current (without Smart Card)
  - 150 mA Maximum In-rush Current (each DC/DC)
  - 30 µA Typical Power-down Current (without Smart Card)
- · 4 to 48 MHz Clock Input
- · System clock derived from the external clock input
- Industrial Temperature Range: -40 to +85°C
- Packages: QFN48, VQFP48

## **Description**

The AT83C26 is a smart card reader interface IC for smart card reader/writer applications such as EFT/POS terminals and set top boxes. It enables the management of any type of smart card from any kind of host. Up to 4 AT83C26 can be connected in parallel thanks to the programmable TWI address.

Its high efficiency DC/DC converters and low quiescent current in stand-by mode make it particularly suited to low power and portable applications. The reduced bill of material allows to lower significantly the system size and cost. A sophisticated protection system guarantees timely and controlled shutdown upon error conditions.



Smart Card Reader Interface With Power Management

AT83C26








# **Acronyms**

TWI: Two Wire Interface POR: Power On Reset PFD: Power Fail Detect

**ART: Automatic Reset Transition** 

ATR: Answer To Reset

# **Block Diagram**




Note: 1. CRST3/CC82 are on the same pin. ClO3/CC42 are on the same pin. If complete Smart card 2 interface is used, SAM/SIM3 isn't available. Respectively, if SAM/SIM3 is used, complete Smart card 2 isn't available.

2 AT83C26


# **Pin Description**

## **Pinout (Top View)**

**VQFP48 Pinout** 



### **QFN48 Pinout**







# **Signals**

Table 1. Ports Description

| VQFP48 or<br>QFN48<br>Pin number | Pad Name   | Pad Internal<br>Power Supply | ESD<br>Limits | Pad Type       | Description  |
|----------------------------------|------------|------------------------------|---------------|----------------|--|
| 1                                | CVCC3      |                              | 4kV+          | PWR            | VCC pin for SC3 interface.   |
| 2                                | CRST3/CC82 | суссз                        | 4kV+          | I/O<br>pull up | See SC2_CFG1 register:  If SC2_FULL bit = 0, CRST pin for SC3 interface.  If SC2_FULL bit = 1, CC8 pin for SC2 interface.  |
| 3                                | CCLK3      | CVCC3                        | 4kV+          | 0              | CCLK pin for SC3 interface.  |
| 4                                | CIO3/CC42  | CVCC3                        | 4kV+          | I/O<br>pull up | See SC2_CFG1 register:  If SC2_FULL bit = 0, CIO pin for SC3 interface.  If SC2_FULL bit = 1, CC4 pin for SC2 interface.   |
| 5                                | CVCC4      |                              | 4kV+          | PWR            | VCC pin for SC4 interface.   |
| 6                                | CRST4      | CVCC4                        | 4kV+          | 0              | RST pin for SC4 interface.   |
| 7                                | CCLK4      | CVCC4                        | 4kV+          | 0              | CCLK pin for SC4 interface.  |
| 8                                | CIO4       | CVCC4                        | 4kV+          | I/O<br>pull up | CIO pin for SC4 interface.   |
| 9                                | CIO5       | CVCC5                        | 4kV+          | I/O<br>pull up | CIO pin for SC5 interface.   |
| 10                               | CCLK5      | CVCC5                        | 4kV+          | 0              | CCLK pin for SC5 interface.  |
| 11                               | CRST5      | CVCC5                        | 4kV+          | 0              | RST pin for SC5 interface.   |
| 12                               | CVCC5      |                              | 4kV+          | PWR            | VCC pin for SC5 interface.   |
| 13                               | CC81       | CVCC1                        | 4kV+          | I/O<br>pull up | CC8 pin for SC1 interface.   |
| 14                               | CC41       | CVCC1                        | 4kV+          | I/O<br>pull up | CC4 pin for SC1 interface.   |
| 15                               | CIO1       | CVCC1                        | 4kV+          | I/O<br>pull up | CIO pin for SC1 interface.   |
| 16                               | CCLK1      | CVCC1                        | 4kV+          | 0              | CCLK pin for SC1 interface.  |
| 17                               | CRST1      | CVCC1                        | 4kV+          | o              | RST pin for SC1 interface.   |
| 18                               | CVCCIN1    |                              | 4kV+          | PWR            | This pin must be connected to CVCC1 pins next to the package.  |
| 19                               | CPRES1     | vcc                          | 4kV+          | l<br>pull up   | Card presence for SC1 interface.  An internal pull up to VCC can be activated in the pad if necessary using PULLUP1 bit in SC1_CFG1 register (activated by default).                     |
| 20                               | CVCC1      |                              | 4kV+          | PWR            | VCC pin for SC1 interface.  The two CVCC1 pins are connected together near the package. Only one wire goes to the smart card connector. The reason of two CVCC1 pins is to reduce noise. |
| 21                               | CVCC1      |                              | 4kV+          | PWR            | VCC pin for SC1 interface.   |

4 AT83C26

7511B-SCR-10/05

Table 1. Ports Description (Continued)

| Table 1. Po                      | Table 1. Ports Description (Continued) |                              |               |                   |   |  |
|----------------------------------|--|------------------------------|---------------|-------------------|---|--|
| VQFP48 or<br>QFN48<br>Pin number | Pad Name                               | Pad Internal<br>Power Supply | ESD<br>Limits | Pad Type          | Description   |  |
| 22                               | LIA                                    |                              | 2kV           | PWR               | DC/DCA input.  LIA must be tied to VCC pin through an external coil (typically 10µH) and provides the current for the charge pump of the DC/DCA converter.  It may be directly connected to VCC if the step-up converter is not used (see STEPREGA bit in SC1_CFG4 register and see minimum VCC values in Table 50.for class A and Table 51. for class B) |  |
| 23                               | CVSS1                                  |                              | 2kV           | GND               | DC/DCA input. This pin must be directly connected to the VSS of power supply.   |  |
| 24                               | vcc                                    |                              | 2kV           | PWR               | VCC is used to power the internal voltage regulators and I/O buffers.   |  |
| 25                               | vss                                    |                              | 2kV           | GND               | Ground.   |  |
| 26                               | BYPASS                                 | vcc                          | 2kV           | I                 | A high level on this pin activates a low power consumption mode with internal regulator bypassed.   |  |
| 27                               | SDA                                    | vcc                          | 2kV           | I/O<br>open drain | Micro controller interface function: TWI serial data.  An external pull up must be connected on SDA pin (4.7kOhms).   |  |
| 28                               | SCL                                    | vcc                          | 2kV           | I/O<br>open drain | Micro controller interface function: TWI clock.  An external pull up must be connected on SCL pin (4.7kOhms).   |  |
| 29                               | IO2                                    | EVCC                         | 2kV           | I/O<br>pull up    | The behavior of this pin depends on IOSEL[3/0] bits values (see IO_SELECT register).  |  |
| 30                               | IO1                                    | EVCC                         | 2kV           | I/O<br>pull up    | The behavior of this pin depends on IOSEL[3/0] bits values (see IO_SELECT register).  |  |
| 31                               | AUX2                                   | EVCC                         | 2kV           | I/O<br>pull up    | The behavior of this pin depends on IOSEL[3/0] bits values (see IO_SELECT register).  |  |
| 32                               | AUX1                                   | EVCC                         | 2kV           | I/O<br>pull up    | The behavior of this pin depends on IOSEL[3/0] bits values (see IO_SELECT register).  |  |
| 33                               | A1/RST                                 | EVCC                         | 2kV           | I                 | The TWI address depends on the value present on this pin at reset.  If CRST transparent mode is selected, the A1/RST signal is connected to CRST1 or CRST2 pins (see CRST_SEL1 and CRST_SEL2 bits respectively in SC1_CFG4 and SC2_CFG2 registers).   |  |
| 34                               | A2/CK                                  | EVCC                         | 2kV           | ı                 | The TWI address depends on the value present on this pin at reset.  If CCLKn transparent mode is selected, the A2/CK signal is connected to CCLKn pins (with n=1 to 5).  See CKSn[2:0] bits respectively in SC1_CFG1, SC2_CFG2, SC3_CFG2, SC4_CFG2, SC5_CFG2 registers.   |  |
| 35                               | CLK                                    | EVCC                         | 2kV           | I                 | Master clock.   |  |
| 36                               | INT                                    | vcc                          | 2kV           | O<br>open drain   | Interruption status.  An internal pull up to VCC can be activated in the pin if necessary using INT_PULLUP bit in SC1_CFG4 (deactivated by default).  |  |
| 37                               | EVCC                                   |                              |               | PWR               | Extra supply voltage (Micro controller power supply).  EVCC is used to supply the internal level shifters of host interface pins.  EVCC is connected to the host power supply.  EVCC voltage can be directly connected to VCC if the host power supply and the AT83C26 power supply is the same.  |  |





Table 1. Ports Description (Continued)

| VQFP48 or<br>QFN48<br>Pin number | Pad Name | Pad Internal<br>Power Supply | ESD<br>Limits | Pad Type          | Description  |
|----------------------------------|----------|------------------------------|---------------|-------------------|--|
| 38                               | CVSSB    |                              |               | GND               | DC/DCB input. This pin must be directly connected to the VSS of power supply.  |
| 39                               | LIB      |                              | 2kV           | PWR               | DC/DCB input.  LIB must be tied to VCC pin through an external coil (typically 10µH) and provides the current for the charge pump of the DC/DCB converter.  It may be directly connected to VCC if the step-up converter is not used (see STEPREGB bit in DCDCB register and see minimum VCC values in Table 53.for class A and Table 54. for class B) |
| 40                               | СУССВ    |                              | 2kV           | PWR               | DC/DCB output.  The two CVCCB pins are connected together near the package. CVCCB pin is only used for DC/DCB voltage measurements. The reason of two CVCCB pins is to reduce noise.   |
| 41                               | CVCCB    |                              | 2kV           | PWR               | DC/DCB output.   |
| 42                               | RESET    | vcc                          | 2kV           | I/O<br>open drain | Micro controller interface function: reset signal.  power on reset  A low level on this pin keeps the AT83C26 under reset even if applied on power-on. It also resets the AT83C26 if applied when the AT83C26 is running.  Asserting RESET   |
| 43                               | CPRES2   | vcc                          | 4kV+          | l<br>pull up      | Card presence for SC2 interface.  An internal pull to VCC can be activated in the pad if necessary using PULLUP2 bit in SC2_CFG1 register (activated by default).  |
| 44                               | CVCCINB  |                              |               | PWR               | This pin must be connected to CVCCB pins next to the package.  |
| 45                               | CVCC2    |                              | 4kV+          | PWR               | VCC pin for SC2 interface.   |
| 46                               | CRST2    | CVCC2                        | 4kV+          | 0                 | CRST pin for SC2 interface.  |
| 47                               | CCLK2    | CVCC2                        | 4kV+          | 0                 | CCLK pin for SC2 interface.  |
| 48                               | CIO2     | CVCC2                        | 4kV+          | I/O<br>pull up    | CIO pin for SC2 interface.   |


# **Pad Type Description**

To simplify the understanding of Figure 1. to Figure 8., a shortcut is possible by replacing the weak transistor by a 100k Ohms pull-up resistor, the medium transistor by a 10k Ohms pull-up resistor and the strong transistor by a 1k Ohms pull-up resistor.

## Input/Output with Pull-up Configuration (IO1, IO2, AUX1, AUX2)


This output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the port outputs a logic low state, it is driven strongly and able to sink a fairly large current.

Figure 1. Input/Output with Pull-up Configuration



# Input/Output with Pull-up Configuration (ClOn with n = 1, 2, 3, 4, 5) and (CC4n, CC8n with n = 1, 2, 3, 4, 5) and (CC4n, CC8n with n = 1, 2, 3, 4, 5)

Figure 2. Input/Output with Pull-up Configuration









## Input/Output with Open Drain Configuration (SDA, SCL, RESET)

Figure 3. Input/Output with Open Drain Configuration




## Output Configuration (CCLKn with n = 1, 2, 3, 4, 5)

Figure 4. Output Configuration



## Output Configuration (CRSTn with n = 1, 2, 3, 4, 5)


Figure 5. Output Configuration



8 AT83C26


# Open drain Output with programmable pull-up Configuration ( $\overline{\text{INT}}$ )

Figure 6. Open Drain Output with programmable pull-up




## Input Configuration (A1, A2, CLK, BYPASS)

Figure 7. Input



## Input with programmable pull-up Configuration (CPRES1, CPRES2)

Figure 8. Input with programmable pull-up







## **Operational Modes**

#### **TWI Bus Control**

The Atmel Two-wire Interface (TWI) interconnects components on a unique two-wire bus, made up of one clock line and one data line with speeds of up to 400 Kbits per second, based on a byte-oriented transfer format.

The TWI-bus interface can be used:

- To configure the AT83C26
- To select interface
- To select the operating mode of the card: 1.8V, 3V or 5V
- To configure the automatic activation sequence
- To start or stop sessions (activation and de-activation sequences)
- To initiate a warm reset
- To control the clock to the card in active mode
- To control the clock to the card in stand-by mode (stop LOW, stop HIGH or running)
- To enter or leave the card stand-by or power-down modes
- To select the interface (connection to the host I/O/C4/C8)
- To request the status (card present or not, over-current and out of range supply voltage occurrence)
- To drive and monitor the card contacts by software
- To accurately measure the ATR delay when automatic activation is used
- Re-use the AT83C24 command set for the first DC/DC and smart card interface with the following changes:
  - •CKS extended to CONFIG2[0:3], CKS=8 selects CLK/3 and CKS>8 is reserved
  - •The slave address byte for TWI write commands is 0100 A<sub>2</sub>A<sub>1</sub>10 and 0100 A<sub>2</sub>A<sub>1</sub>11 for TWI read commands

## **TWI Commands**

#### **Frame Structure**

The structure of the TWI bus data frames is made of one or a series of write and read commands completed by STOP.

Write commands to the AT83C26 have the structure:

ADDRESS BYTE + COMMAND BYTE + DATA BYTE(S)


Read commands to the AT83C26 have the structure:

ADDRESS BYTE + DATA BYTE(S)

The ADDRESS BYTE is sampled on A2/CK and A1/RST after each reset (hard/soft/general call) but A2/CK, A1/RST can be used for transparent mode after the reset.

AT83C26 ==

Figure 1. Data transfer on TWI bus




## **Address Byte**

The first byte to send to the device is the address byte. The device controls if the hardware address (A2/CK, A1/RST pins on reset) corresponds to the address given in the address byte (A2, A1 bits).

If the level is not stable on A2/CK pin at reset, the user has to manage the possible address taken by the device.

Figure 2. Address Byte



Up to 4 devices can be connected on the same TWI bus. Each device is configured with a different combination on A2/CK, A1/RST pins. The address byte of each device for read/write operations are listed below.

Table 2. Address Byte Values

| A2<br>(A2/CK pin) | A1<br>(A1/RST pin) | Address Byte<br>for<br>Read<br>Command | Address Byte<br>for<br>Write<br>Command |
|-------------------|--------------------|--|---|
| 0                 | 0                  | 0x43                                   | 0x42                                    |
| 0                 | 1                  | 0x47                                   | 0x46                                    |
| 1                 | 0                  | 0x4B                                   | 0x4A                                    |
| 1                 | 1                  | 0x4F                                   | 0x4E                                    |





# **RESET** pin

The TWI ADDRESS BYTE is sampled on A2/CK and A1/RST after a rising edge on RESET pin. The delay between the rising edge and the sampling of A2/CK and A1/RST is t1.


The value for t1 is 22 CLK period.

The minimum value for t2 is 40 CLK period. During the t2 time, the TWI bus is not ready to receive a command.

The CLK period depends on the frequency of the signal on CLK pin.

The RESET pin is an I/O with Open Drain. The host IO pin connected to RESET must be an I/O with open drain (with external pull-up) or an I/O with internal pull up (without external pull-up).

Figure 3. Timings after reset



# BYPASS pin

A high level on this pin activates a low power consumption mode.

At reset, the level on this pin must be fixed (VSS or VCC).

Before to set BYPASS pin, SHUTDOWNA and SHUTDOWNB bits must be set.

If SHUTDOWNA bit is set, DCDCA is switched off.

If SHUTDOWNB bit is set, DCDCB is switched off.

If SHUTDOWNA and SHUTDOWNB bits are set, the regulator is switched off.

If BYPASS pin is at a high level, the bandgaps are switched off.

## **Smart Card Interfaces**

The AT83C26 enables the management of up to 5 smart card interfaces. Due to shared IOs between SC2 and SC3, the user should choose between a full SC2 interface (with CC4 and CC8) or SC3 interface.

The SC2\_FULL bit in SC2\_CFG1 register is used to select the SC2/SC3 interfaces configuration.

12 AT83C26 I

Table 3. SC2 and SC3 shared IOs

| Pin name   | SC2_FULL = 1<br>SC3 interface not available | SC2_FULL = 0<br>SC2 without CC4and CC8 + SC3 interface |
|------------|---|--|
| CPRES2     | CPRES2                                      | CPRES2   |
| CRST2      | CRST2                                       | CRST2  |
| CIO2       | CIO2  | CIO2   |
| CCLK2      | CCLK2                                       | CCLK2  |
| CRST3/CC82 | CC82  | CRST3  |
| CIO3/CC42  | CC42  | CIO3   |
| CCLK3      | unused                                      | CCLK3  |

## **DCDC Converters**

The DC/DC A converter is used to provide smart card voltage for the SC1 interface (CVCC1).

The DC/DC B converter is used to provide smart card voltage for the SCn interfaces (n=2, 3, 4, 5).

DC/DC converters need a clock of 4MHz (see Section "Clock Controller"). Two internal oscillators (one for each converter) provide the DC/DC clocks.

The DC/DCB output is connected on 4 LDO regulators (Low Drop Output) to generate CVCCn voltage (n=2, 3, 4, 5).

## **Clock Controller**

The clock controller outputs six clocks:

- 1. Five clocks for CCLK1, CCLK2, CCLK3, CCLK4 and CCLK5. Four different sources can be used: CLK pin, DCCLK signal, CARDCKn bit (n=1, 2, 3, 4, 5) or A2/CK.
- 2. A DCCLK clock used for pads and deactivation sequence.


#### Clock controller for SCn (n=1, 2, 3, 4, 5)

The transparent mode with A2/CK pin is available on SCn interface. The CKSn[2:0] register is used to select this transparent mode between A2/CK and CCLKn. The bit CKSTOPn must be cleared to have CCLKn running according to CKSn[2:0].





Figure 4. Clock Block Diagram with Software Activation



## **CRST** controller


#### CRSTn for SCn interface (n=1, 2)

The CRSTn output pin is driven by the CARDRSTn bit value or by A1/RST pin.

Three modes are available:

- If the ARTn bit is reset, CRSTn pin is driven by CARDRSTn bit.
- If the ARTn bit is set, CRSTn pin is controlled and follows the "Automatic Reset Transition" (see Activation sequence page 25).
- A transparent mode with A1/RST pin.

Figure 5. CRSTn Block Diagram



14 AT83C26 I


#### CRSTn for SCn interface (n= 3, 4, 5)

The CRSTn output pin is driven by the CARDRSTn bit value (see SCn\_CFG2 register).

Two modes are available:

- · If the ARTn bit is reset, CRSTn pin is driven by CARDRSTn bit.
- If the ARTn bit is set, CRSTn pin is controlled and follows the "Automatic Reset Transition" (see Activation sequence page 25).

Figure 6. CRSTn Block Diagram




If SC2\_FULL=1, the SC3 interface is not available.

## CIO, CC4, CC8 controller

## CIO1, CC41, CC81 controller for SC1 interface

The CIO1, CC41, CC81 output pins are driven respectively by CARDIO1, CARDC41, CARDC81 bits values or by I/O1, I/O2, AUX1or AUX2 signals. This selection depends of the IODIS1 bit value (SC1 INTERFACE register) and of IOSEL[3:0] bits value (IO SELECT register).

Figure 7. CIO1, CC41, CC81 Block Diagram



If IODIS1 is set, the CARDIO1 bit value is output on CIO1. The input selected by IOSEL for CIO1 is in High impedance state. CC41 and CC81 have the same behavior.


If IODIS1 is reset, data are bidirectional between the I/O1, I/O2, AUX1, AUX2 pins (see IO\_SELECT register) and CIO1, CC41, CC81 pins.





#### CIO2, CC42, CC82 controller for SC2 interface

Figure 8. CIO2, CC42, CC82 Block Diagram




The SC2 FULL bit must be set to use CC42 and CC82.

#### CIOn controller for SCn interface (n=3, 4, 5)

The CIOn output pin is driven by CARDIOn bit values or by I/O1, I/O2, AUX1 or AUX2 signals. This selection depends of the IODISn bit value. If IODISn is reset, data are bidirectional between the I/O1, I/O2, AUX1, AUX2 pins (see IO\_SELECT register) and CIOn pins.

Figure 9. CIOn Block Diagram



## CIOn (n=1 to 5), CC41, CC81, CC42, CC82 transparent mode description

Two modes are available on ClOn, CC4n, CC8n signals:

- Bit control (a bit controls the output pin)
- Transparent mode (IO signal and CIO are linked after level shifter)

According to IO\_SELECT register value and IODISn bits values, one of 4 input pins (IO1, IO2, AUX1 or AUX2) is linked to the selected output.

The idle state is the high level. Each signal is bidirectional.

16 AT83C26 I


#### Transparent mode arbitration system

The first between IO and CIO to force a low level becomes the master.

The slave signal is grounded after t1 delay:

t1 max = 2\* (CLK period).

Figure 10. Bidirectional mode



The minimum delay for a pulse at 0 or 1 to be detected is between 0.5 and 1.5 CLK period (depending on arrival time).

If IO and CIO are both grounded, CIO becomes the master.


The minimum delay to switch of master without electrical conflict is equal to:

t2 min = 4 \* (CLK period) + 2 \* (DCCLK period) \* (CLK period).

If a master switch appears before this minimum delay, the electrical conflict delay is:

t2 = 2 \* (DCCLK period) \* (CLK period)

Figure 11. Electrical conflict







## CCLKn and CIOn (n=1 to 5) slew rate control

Three registers SLEW\_CTRL\_1, SLEW\_CTRL\_2 and SLEW\_CTRL\_3 control the slew rate of the CIOn and CCLKn signals. Each signal has 2 control bits.

An automatic mode is proposed. The VCARDn[1:0] value is used to automatically adjust the slew rate.

For specific cases, like long wires between AT83C26 and smart card connector for example, the user can forced the slew rate.

The rising edge and the falling edge are modified with the slew rate control for CCLKn.

Only the rising edge is modified on CIOn with the slew rate control.

See Table 63. to Table 68. in Electrical Characteristics.


## **Card Presence Detection**

#### Card presence detection for SC1 interface

The card presence signal is connected on the CPRES1 pin. The polarity of card presence contact is selected with the CARDDET1 bit (see SC1\_CFG1 register). A programmable filtering is controlled with the CDS1[2-0] bits.

The internal pull-up on the CPRES1 pin can be disconnected in order to reduce the consumption. An external pull-up must be connected to Vcc. The PULLUP1 bit (see SC1\_CFG1 register) controls this feature.

Figure 12. SC1 presence Input




If the card presence contact is connected to Vcc, the internal pull-up must be disconnected and an external pull-down must be connected to the CPRES1 pin.

An interrupt can be generated if a card is inserted or extracted (see Section "Interrupts", page 30).

## **Card Presence Detection for SC2 interface**

Figure 13. SC2 presence Input



<u>AIMEL</u>



## **DC/DC** converters

#### DC/DC A converter

The DC/DC A converter is controlled by VCARD1[1:0], SHUTDOWNA, ICCADJA, STEPREGA, VCARD OK1 and DEMBOOSTA[1:0] bits.

The DC/DC A converter cannot be switched on while the CPRES1 pin remains inactive. If CPRES1 pin becomes inactive while the DC/DC A converter is operating an automatic shut down sequence of the DC/DC A converter is initiated by the electronics.

A write operation in VCARD1[1:0] (0x01, 0x02, 0x03) starts the DC/DC. When the output voltage remains within the voltage range specified by VCARD1[1:0], the VCARD\_OK1 bit is set.

After a deactivation sequence (card extraction, DC/DC output voltage out of range, SHUT-DOWNA bit =1...) the DC/DC A converter is automatically stopped.

It is mandatory to switch off the DC/DC A converter before entering in Power-down mode.

The DC/DC A Converter can work in two different modes which are selected by STEPREGA bit:

- Pump Mode (STEPREGA = 0): an external inductance of 10  $\mu$ H must be connected between pins LIA and VCC. VCC can be higher or lower than CVCC1.
- Regulator mode (STEPREGA = 1): no external inductance is required but VCC must be always higher than CVCC+0.3V.

The current drawn from power supply by the DC/DC A converter is controlled during the startup phase in order to avoid high transient current mainly in Pump Mode which could cause the power supply voltage to drop dramatically. This control is done by means of bits DEM-BOOSTA[1:0], which increases progressively the startup current level.

The DC/DCA sensitivity to any overflow current can be modified (20%) by using the ICCADJA bit (SC1\_CFG3 register).

#### Initialization Procedure for DC/DC A converter

The initialization procedure is described in flow chart:

- Select the CVCC1 level by means of bits VCARD1[1:0] in SC1 CFG0 register,
- Set bits DEMBOOSTA[1:0] in SC1 CFG4 register following the current level control wanted.
- Monitor VCARD\_OK1 bit in SC1\_STATUS register in order to know when the DC/DC A
  Converter is ready (CVCC1 voltage has reached the expected level)

While VCC1 remains higher than 3.6V and startup current lower than 30 mA (depending on the load type), the DC/DC A converter should be ready without having to increment DEM-BOOSTA[1:0] bits beyond [0:0] level. If at least one of the two conditions are not met (VCC < 3.6V or startup current > 30 mA), it will be necessary to increment the DEMBOOSTA[1:0] bits until the DC/DC converter is ready.

Increment of DEMBOOSTA[1:0] bits increases at the same time the current overflow level in the same proportion as the startup current. So once the DC/DC converter is ready it advised to decrement the DEMBOOSTA[1:0] bits to restore the overflow current to its normal or desired value.




Figure 9. DC/DC A Converter Initialization Procedure

#### **DC/DC B converter**

The DC/DC B converter is controlled by DCDCB register.

The DC/DC B converter can be switched on even if CPRES2 pin remains inactive.

A write operation in VDCB[1:0] (0x01, 0x02, 0x03) starts the DC/DC. When the output voltage remains within the voltage range specified by VDCB\_OK[1:0], the VDCB\_OK bit is set.

The DC/DC B Converter can work in two different modes which are selected by STEPREGB:

- Pump Mode (STEPREGB = 0): an external inductance of 10 μH must be connected between pins LIB and VCC. VCC can be higher or lower than selected voltage.
- Regulator mode (STEPREGB = 1): no external inductance is required but VCC must be always higher than selected voltage+0.3V.

The current drawn from power supply by the DC/DC B converter is controlled during the startup phase in order to avoid high transient current mainly in Pump Mode which could cause the power supply voltage to drop dramatically. This control is done by means of bits DEM-BOOSTB[1:0], which increases progressively the startup current level.



21




The DC/DCB sensitivity to any overflow current can be modified (20%) by using the ICCADJB bit (DC/DCB register).

#### Initialization Procedure for DC/DC B converter

The initialization procedure is described in flow chart:

- · Select the DC/DC B level by means of bits VDCB[1:0] in DCDCB register,
- Set bits DEMBOOSTB[1:0] in INTERFACEB register following the current level control
  wanted.
- Monitor VDCB\_OK bit in DCDCB register in order to know when the DC/DC B Converter is ready

Figure 10. DC/DC B Converter Initialization Procedure



Increment of DEMBOOSTB[1:0] bits increases at the same time the current overflow level in the same proportion as the startup current. So once the DC/DC B converter is ready it advised to decrement the DEMBOOSTB[1:0] bits to restore the overflow current to its normal or desired value.

### LDO initialization Procedure

When the DC/DC B voltage rises the selected voltage (VDCB\_OK=1), the card voltage selection on CVCC2, CVCC3, CVCC4 or CVCC5 starts the corresponding LDO.

The CVCC2 card voltage must be started in first (if needed). When the VCARD\_OK2 is set, the CVCC3,CVCC4, CVCC5 card voltage are started one after each other (if needed) with the same procedure.

The SC2\_FULL bit must be set to use SC2 full interface:

CIO3/CC42 is CC42 and CRST3/CC82 is CC82.

As the power supply of CIO3/CC42 and of CRST3/CC82 is CVCC3, when SC2\_FULL=1, CVCC3 = CVCC2. The SC3 interface is disable and LDO3 receives LDO2 command (VCARD3[1:0] = VCARD2[1:0]).

Init condition:
DCDCB started
(VDCB\_OK = 1)

Start LDOn,
write VCARDn[1:0]

Set Timer 2ms

VCARD\_OKn = 1

LDOn started

and IPLUSn=1
?

LDOn initialization failure

Figure 11. LDOn Initialization Procedure (n = 2, 3, 4, 5)

The LDOn output voltage must be at 0V before to program 1.8V/3V/5V.





# Activation Sequence Overview (n=1, 2, 3, 4, 5)

The activation sequence on SC1 is only available if a card is detected on CPRES1 (CARDIN1 bit = 1).

The activation sequence on SC2 is only available if a card is detected on CPRES2 (CARDIN2 bit = 1).

The activation sequence on SC3, SC4, SC5, is only available if DC/DC B is started (VDCB\_OK = 1).

The SCn interface starts the activation sequence after a TWI write command in VCARDn[1:0] bits to program the CVCCn voltage.

The SC3, SC4, SC5 interfaces (SIM/SAM interfaces) don't have card presence detector.

After the DC/DC start, the user application will check the ATR to detect if a SIM/SAM is present in the connector.

The automatic reset transition mode (ART=1) controls the CRST pin and check if the first start bit of the ATR respects ISO7816 timings.

All status bits of an interface (see bits in registers with "This bit is cleared by hardware when this register is read") must be cleared before to start an activation sequence.

#### Software Activation for SCn interfaces (n=1, 2, 3, 4, 5) with ARTn bit = 0

The activation sequence is controlled by software using TWI commands, depending on the cards to support. For ISO 7816 cards, the following sequence can be applied:

- 1. Card Voltage is set by software to the required value (VCARDn[1:0] bits). The TWI writing command in VCARDn[1:0] starts the DC/DC (or LDO).
- 2. Wait of the end of the DC/DC (or LDO) init with a polling on VCARD\_OKn bit or wait for INT to go Low. When VCARD\_OKn bit is set (by hardware), CARDIOn bit should be set by software.
- 3. CKSTOPn, IODISn are programmed by software. CKSTOPn bit is reset to have the clock running. IODISn (see IO\_SELECT for SC2, SC3, SC4, SC5) is reset to enable the transparent mode on CIOn,CC4n, CC8n.
- 4. CRSTn pin is controlled by software using CARDRSTn bit.




Figure 14. Software activation without automatic control (ARTn bit = 0)

#### Note:

- It is assumed that initially VCARDn[1:0], CARDCKn, CARDIOn and CARDRSTn bits are cleared, CKSTOPn and IODISn are set (those bits are further explained in the registers description)
- The user should check the AT83C26 status and possibly resume the activation sequence if one TWI transfer is not acknowledged during the activation sequence.

#### Software activation for SCn (n=1, 2, 3, 4, 5) interfaces and ARTn bit = 1

The following sequence can be applied:

- 1. Card Voltage is set by software to the required value (VCARDn1:0] bits in SCn CFG0 register). This writing starts the DC/DC converter (or LDO).
- Wait of the end of the DC/DC init (or LDO) with a polling on VCARD\_OKn bit or wait for INT to go Low. When VCARD\_OKn bit is set (by hardware), CARDIOn bit should be set by software.
- CKSTOPn, IODISn are programmed by software. CKSTOPn bit is reset to have the clock running. IODISn is reset to enable the transparent mode on CIOn,CC4n, CC8n.
- 4. CARDRSTn bit is set by software.

### Automatic Reset Transition description:

A 16-bit counter starts when CARDRSTn bit is set. It counts card clock cycles. The CRSTn signal is set when the counter reaches the TIMER\_MSB and TIMER\_LSB value which corresponds to the "tb" time (Figure 15). The counter is resetted when the CRSTn pin is released and it is stopped at the first start bit of the Answer To Request (ATR) on CIOn pin.

The CIOn pin is not checked during the first 200 clock cycles (ta, Figure 15). If the ATR arrives before the counter reaches TIMER\_MSB and TIMER\_LSB values, the activation sequence fails,



25


7511B-SCR-10/05



the CRSTn signal is not set and the CAPTURE\_MSB and CAPTURE\_LSB registers contain the value of the counter at the arrival of the ATR.

If the ATR arrives after the rising edge on CRSTn pin and before the card clock counter overflows (65535 clock cycles), the activation sequence completes. The CAPTURE\_MSB and CAPTURE\_LSB registers contain the value of the counter at the arrival of the ATR (tc time on Figure 15).

Figure 15. Software activation with ARTn bit = 1



ISO 7816 constraints: ta = 200 card clock cycles

400 card clock cycles< = tb

400 card clock cycles< = tc < = 40000 card clock cycles

Timer[1-0] reset value is 400.

## Warm reset (n=1, 2, 3, 4, 5)

The AT83C26 offers a simple and accurate way to control the CRSTn signal during a warm reset.

After an activation sequence (cold reset), a warm reset is started with a low level on CRST during a define delay (between 40000 and 45000 clock cycles for example).

The ARTn bit, the TIMER\_MSB and the TIMER\_LSB are used to control CRSTn.

The first step is to load the number of CCLK cycles with CRSTn=0 in TIMER registers.

The warm reset is started by setting ART bit (if ART bit is already set, reset ART before).

The CRST signal will be equal to 0 during the number of clock cycles programmed in TIMER\_MSB and TIMER\_LSB. Then, the CRST signal will be at 1.




Figure 16. Warm reset with ARTn bit = 1

# **Deactivation Sequence Overview**

The deactivation sequence should follows the order defined in ISO7816-3 specification. The AT83C26 has two deactivation modes:

- Standard deactivation mode: This mode is used to stop exchange with smart card when the AT83C26 power supply is present. The DCCLK signal is used for deactivation sequence timings.
- Emergency deactivation mode: This mode is used when the AT83C26 power supply is took
  off.

## Deactivation sequence on SCn interface (n=1, 2, 3, 4, 5)

The card automatic deactivation is triggered when one the following condition occurs:

- ICARDERR1 bit is set by hardware (SC1)
- VCARDERRn bit is set by hardware (or by software)
- INSERT1 is set and CARDIN1 is cleared (SC1)
- INSERT2 is set and CARDIN2 is cleared (SC2)
- SHUTDOWNA bit is set by software (SC1)
- SHUTDOWNB bit is set by software (SC2, SC3, SC4, SC5)



27




- Reset pin going low (SC1, SC2, SC3, SC4, SC5)
- Power Fail (VPFDP)

It is a self-timed sequence which cannot be interrupted when started (see Figure 17). Each step is separated by a delay based on Td equal to 8 periods of DCCLK, typically 2 to  $2.4 \mu s$ :

- 1. T0: CARDRSTn is cleared, SHUTDOWNA (for SC1) bit is set.
- 2. T0 + 5 x Td:CARDCKn is cleared, CKSTOPn, CARDIOn and IODIS are set.
- 3. T0 + 6 x Td: CARDIOn is cleared.
- 4.  $T0 + 7 \times Td$ : VCARDn[1:0] = 00.

Figure 17. Deactivation Sequence



- Notes: 1. Setting ICARDERR1 by software does not trigger a deactivation on SC1. VCARDERRn can be used to deactivate the card by software.
  - If CCLKn=A2 or A2/2, deactivation follows fig13 with 2 timing modifications: t1=5.5\*Td and t2=0.5\*Td.
  - 3. Td is based on DCCLK clock.

#### Emergency deactivation sequence on SCn interface (n=1, 2, 3, 4, 5)

The card emergency automatic deactivation is triggered when one the following condition occurs:

- Software TWI Reset (SC1, SC2, SC3, SC4, SC5)
- Power fail on VCC (SC1, SC2, SC3, SC4, SC5)

If the power supply is disconnected, a standard deactivation is started when VCC = VPFDP. When VCC is equal to VPFDM, the emergency deactivation occurs and eventually ends the standard deactivation.

AT83C26

Figure 18. Power Fail Detection





Figure 19. Emergency deactivation sequence



During an emergency deactivation, the signals fall according to the order described in Fig18.

## **Transparent mode**

#### Full transparent mode on SCn interfaces (n=1, 2)

If the micro controller outputs ISO 7816 signals, a transparent mode allows to connect, CCLK, CIO, CRST, CC4 and CC8 signals on outputs after an electrical level control. The AT83C26 level shifters adapt the card signals to the smart card voltage selection.

The CCLK micro controller signal can be connected to the A2/CK pins (see CKSn[2:0]).

CKSn[2:0] bits allow to select standard or transparent configuration for the CCLKn pin. A2/CK inputs always give the TWI address at reset.


If A2/CK input is tied to the host micro controller and its reset value is unknown, a general call on the TWI bus allows to reset all the AT83C26 devices and set its address after A2/CK input is fixed.



29




Figure 20. Transparent Mode Description



#### Full transparent mode on SCn interfaces (n= 3, 4, 5)

The transparent mode with A2/CK is also available for SC3, SC4 and SC5 interfaces without CC4 and CC8.

Figure 21. Transparent Mode Description



## **Interrupts**

The INT output is High by default. INT is driven Low by at least one of the following event:

- INSERT1 or INSERT2 bits set (card insertion/extraction or bit set by software)
- VCARD\_INTn (n=1,2,3,4,5) bits set (the DC/DC A or LDO2 to LDO5 output voltage has settled)
- VDCB\_INT bit set (the DC/DC B output voltage has settled)
- over-current detection on CVCC1
- VCARDERRn bit set (out of range voltage on CVCCn or bit set by software) (n=1,2,3,4,5)
- ATRERRn bit set (no ATR before the card clock counter overflows or bit set by software) (n=1,2,3,4,5)

AT83C26 I

Several AT83C26 devices can share the same interrupt pin and the micro controller can identify the interrupt sources by polling the interrupt bits of the AT83C26 devices using TWI commands.

A TWI read command of the interrupt bit corresponding to the IT clears the bit. When all IT bits are cleared, the  $\overline{\text{INT}}$  output becomes high.

The ITDIS register contains 4 bits to control SCn interrupts (n= 2,3,4,5). If ITDISn bit is set, the flags are set but the  $\overline{\text{INT}}$  pin isn't driven low if an interrupt event appears.

Table 4. Interrupt bits description

| Bit name   | Register name | Mask on INT pin | Remark   |
|------------|---------------|-----------------|--|
| INSERT1    | SC1_CFG0      |                 | Smart card inserted/extracted in SC1             |
| INSERT2    | SC2_CFG0      | ITDIS2          | Smart card inserted/extracted in SC2             |
| VCARD_INT1 | SC1_STATUS    |                 | VCARD_OK1 is set                                 |
| VCARD_INT2 | SC2_CFG0      | ITDIS2          | VCARD_OK2 is set                                 |
| VCARD_INT3 | SC3_CFG0      | ITDIS3          | VCARD_OK3 is set                                 |
| VCARD_INT4 | SC4_CFG0      | ITDIS4          | VCARD_OK4 is set                                 |
| VCARD_INT5 | SC5_CFG0      | ITDIS5          | VCARD_OK5 is set                                 |
| VDCB_INT   | DCDCB         |                 | VDCB_OK is set                                   |
| ICARDERR1  | SC1_CFG0      |                 | Over current on DCDCA.                           |
| VCARDERR1  | SC1_CFG0      |                 | Ouput voltage out of range on DCDCA              |
| VCARDERR2  | SC2_CFG0      | ITDIS2          | Ouput voltage out of range on LDO2               |
| VCARDERR3  | SC3_CFG0      | ITDIS3          | Ouput voltage out of range on LDO3.              |
| VCARDERR4  | SC4_CFG0      | ITDIS4          | Ouput voltage out of range on LDO4               |
| VCARDERR5  | SC5_CFG0      | ITDIS5          | Ouput voltage out of range on LDO5               |
| ATRERR1    | SC1_CFG0      |                 | Error on SC1 for ATR reception in automatic mode |
| ATRERR2    | SC2_CFG0      | ITDIS2          | Error on SC2 for ATR reception in automatic mode |
| ATRERR3    | SC3_CFG0      | ITDIS3          | Error on SC3 for ATR reception in automatic mode |
| ATRERR4    | SC4_CFG0      | ITDIS4          | Error on SC4 for ATR reception in automatic mode |
| ATRERR5    | SC5_CFG0      | ITDIS5          | Error on SC5 for ATR reception in automatic mode |





After the reading and the clear of the interrupt bits, several bits are used to control the status.

Table 5. Status bits description

| Bit name  | Register name | Remark   |
|-----------|---------------|--|
| CARDIN1   | SC1_STATUS    | Smart card presence in SC1                       |
| CARDIN2   | SC1_STATUS    | Smart card presence in SC2                       |
| VCARD_OK1 | SC1_STATUS    | CVCC1 voltage in range programmed in VCARD1[1:0] |
| VCARD_OK2 | SC2_CFG0      | CVCC2 voltage in range programmed in VCARD2[1:0] |
| VCARD_OK3 | SC3_CFG0      | CVCC3 voltage in range programmed in VCARD3[1:0] |
| VCARD_OK4 | SC4_CFG0      | CVCC4 voltage in range programmed in VCARD4[1:0] |
| VCARD_OK5 | SC5_CFG0      | CVCC5 voltage in range programmed in VCARD5[1:0] |
| VDCB_OK   | DCDCB         | CVCCB voltage in range programmed in VDCB[1:0]   |

The status for the ICARDERR1 and VCARDERRn (n= 1 to 5) bits is controlled with VCARD\_OKn bits.

The status for the ATRERRn (n= 1 to 5) is controlled by reading of values in CAPTURE\_MSB and CAPTURE\_LSB.

#### Slew rate control

The AT83C26 proposed a slew rate control on CIOn and CCLKn pins (n=1, 2, 3, 4, 5). The control operates on rising and falling edges of CCLKn and only on rising edge of CIOn.

Four modes are available:

- Automatic mode: The slew rate depends on VCARDn[1:0] value. The slew rate value is
  optimized according to CVCCn.
- Mode 1, 2, 3 (1.8V, 3V, 5V): The user can forced the slew rate if needed. For example if CVCCn = 5V, the user can program 1.8V or 3V to speed up the slew rate in case of long wire connection between AT83C26 and smart cards.

#### Power down mode

SHUTDOWNA bit and SHUTDOWNB bit must be set to activate power down mode on DCDCA and DCDCB converters.

If SHUTDOWNA = SHUTDOWNB = 1, the AT83C26 internal regulator also enters in power down mode. The consumption is then about 30µA.

To exit from power down mode, TWI commands are needed to clear SHUTDOWNA and SHUTDOWNB.

## **Write Commands**

The write commands are:

1. General Call Reset:

A general call followed by the value 06h has the same effect as a Reset command.

#### 2. Reset:

Initialize all the logic and the TWI interface as after a power-up or power-fail reset. If the interface is activated, an emergency de-activation sequence is also performed. This is a one-byte command.

Write SC1\_CFG0, SC1\_CFG1, SC1\_CFG2, SC1\_CFG3, SC1\_CFG4:
 Configure the device according to the last six bits in the SC1\_CFG0 register and to the following four bytes in SC1\_CFG1, SC1\_CFG2, SC1\_CFG3 then SC1\_CFG4 registers. This is a five bytes command.

Figure 22. Command byte format for Write SC1 CFG0 command

| b7 | b6 | b5 | b4    | b3    | b2     | b1 | b0 |
|----|----|----|-------|-------|--------|----|----|
| 1  | 0  | x  | x     | x     | x      | x  | x  |
|    |    | s  | C1 CF | G0 on | 6 Bits |    |    |

#### 4. Write TIMER MSB, TIMER LSB:

Program the 16-bit automatic reset transition timer with the following two bytes. This is a three bytes command.

## 5. Write SC1\_INTERFACE:

Program the interface byte. This is a one-byte command. The MSB of the command byte is fixed at 0.

6. Write common config smart cards:

IO SELECT, INTERFACE B, ITDIS:

Configuration of parameters for smart card interfaces.

- Write SC2 interface: SC2\_CFG0, SC2\_CFG1, SC2\_CFG2 Configuration of smart card interface 2.
- 8. Write SC3 interface: SC3\_CFG0, SC3\_CFG2 Configuration of SIM/SAM interface 3.
- 9. Write SC4 interface: SC4\_CFG0, SC4\_CFG2 Configuration of SIM/SAM interface 4.





- 10. Write SC5 interface: SC5\_CFG0, SC5\_CFG2 Configuration of SIM/SAM interface 5.
- 11. Write DCDCB config: DCDCB, LDO Configuration of DCDCB converter.
- 12. Write SLEW\_CTRL config: SLEW\_CTRL\_1, SLEW\_CTRL\_2, SLEW\_CTRL\_3 Configuration of slew rate for CCLKn and CIOn (n = 1, 2, 3, 4, 5).

Table 6. Write Commands Description

|                            | Address<br>Byte<br>(See Table 2) | Command Byte             | Data Byte 1 | Data Byte 2 | Data Byte 3 | Data Byte 4 |
|----------------------------|----------------------------------|--------------------------|-------------|-------------|-------------|-------------|
|                            |                                  | [0]                      | [1]         | [2]         | [3]         | [4]         |
| 1. General Call Reset      | 0000 0000                        | 0000 0110                |             |             |             |             |
| 2. Reset                   | 0100 XX10                        | 1111 1111                |             |             |             |             |
| 3. Write config            | 0100 XX10                        | (10 + SC1_CFG0 6 bits)   | SC1_CFG1    | SC1_CFG2    | SC1_CFG3    | SC1_CFG4    |
| 4. Write Timer             | 0100 XX10                        | 1111 1100                | TIMER_MSB   | TIMER_LSB   |             |             |
| 5. Write Interface         | 0100 XX10                        | (0+SC1_INTERFACE 7 bits) |             |             |             |             |
| 6.Write Config SC on DCDCB | 0100 XX10                        | 1111 1000                | IO_SELECT   | INTERFACE_B | ITDIS       |             |
| 7. Write SC2 interface     | 0100 XX10                        | 1111 1001                | SC2_CFG0    | SC2_CFG1    | SC2_CFG2    |             |
| 8. Write SC3 interface     | 0100 XX10                        | 1111 1010                | SC3_CFG0    | SC3_CFG2    |             |             |
| 9. Write SC4 interface     | 0100 XX10                        | 1111 1011                | SC4_CFG0    | SC4_CFG2    |             |             |
| 10. Write SC5 interface    | 0100 XX10                        | 1111 1101                | SC5_CFG0    | SC5_CFG2    |             |             |
| 11. Write DCDCB config     | 0100 XX10                        | 1111 1110                | DCDCB       | LDO         |             |             |
| 12. Write SLEW_CTRL config | 0100 XX10                        | 1111 0111                | SLEW_CTRL_1 | SLEW_CTRL_2 | SLEW_CTRL_3 |             |

## **Read Command**

After a write command, even with a length of 0 byte, the next read operation is performed on the corresponding byte. The write command sets the "read pointer".

After the reset, the "read pointer" is on SC1 registers

FFh is completing the transfer if the micro controller attempts to read beyond the last byte.

Flags are only reseted after the corresponding byte read has been acknowledged by the master.

Figure 23. Read command byte




Table 7. Read Commands Description

|      | 1. After reset or<br>write command<br>number 2, 3, 4 | 2. After write command number 6 | 3. After<br>write command<br>number 7 | 4. After write command number 8 | 5. After<br>write<br>command<br>number 9 | 6. After<br>write<br>command<br>number 10 | 7. After<br>write<br>command<br>number 11 | 8. After<br>write<br>command<br>number 12 |
|------|--|---------------------------------|---------------------------------------|---------------------------------|--|---|---|---|
| [0]  | SC1_STATUS   | STATUSB                         | SC2_CFG0                              | SC3_CFG0                        | SC4_CFG0                                 | SC5_CFG0                                  | DCDCB                                     | SLEW_CTRL_1                               |
| [1]  | SC1_CFG0   | IO_SELECT                       | SC2_CFG1                              | SC3_CFG2                        | SC4_CFG2                                 | SC5_CFG2                                  | LDO                                       | SLEW_CTRL_2                               |
| [2]  | SC1_CFG1   | INTERFACE_B                     | SC2_CFG2                              | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | SLEW_CTRL_3                               |
| [3]  | SC1_CFG2   | ITDIS                           | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |
| [4]  | SC1_CFG3   | 0xFF                            | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |
| [5]  | SC1_CFG4   | 0xFF                            | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |
| [6]  | SC1_INTERFACE  | 0xFF                            | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |
| [7]  | TIMER_MSB  | 0xFF                            | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |
| [8]  | TIMER_LSB  | 0xFF                            | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |
| [9]  | CAPTURE_MSB  | 0xFF                            | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |
| [10] | CAPTURE_LSB  | 0xFF                            | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |
| [11] | 0xFF   | 0xFF                            | 0xFF                                  | 0xFF                            | 0xFF                                     | 0xFF                                      | 0xFF                                      | 0xFF                                      |





# **Registers summary**

The table below gives a quick view on AT83C26 registers.

Table 8. Smart card 1 interface registers

|               | 7    | 6          | 5          | 4         | 3          | 2          | 1       | 0         |
|---------------|------|------------|------------|-----------|------------|------------|---------|-----------|
| SC1_CFG0      | 1    | 0          | ATRERR1    | INSERT1   | ICARDERR1  | VCARDERR1  | VCARD11 | VCARD10   |
| SC1_CFG1      | х    | ART1       | SHUTDOWNA  | CARDDET1  | PULLUP1    | CDS12      | CDS11   | CDS10     |
| SC1_CFG2      | 0    | DCK2       | DCK1       | DCK0      | х          | CKS12      | CKS11   | CKS10     |
| SC1_CFG3      | х    | х          | х          | ICCADJA   | х          | х          | х       | x         |
| SC1_CFG4      | х    | DEMBOOSTA1 | DEMBOOSTA0 | STEPREGA  | INT_PULLUP | х          | x       | CRST_SEL1 |
| SC1_INTERFACE | 0    | IODIS1     | CKSTOP1    | CARDRST1  | CARDC81    | CARDC41    | CARDCK1 | CARDIO1   |
| SC1_STATUS    | CC81 | CC41       | CARDIN1    | VCARD_OK1 | x          | VCARD_INT1 | CRST1   | CIO1      |

Table 9. Smart card 2 interface registers

|          | 7          | 6         | 5        | 4        | 3       | 2         | 1       | 0       |
|----------|------------|-----------|----------|----------|---------|-----------|---------|---------|
| SC2_CFG0 | VCARD_INT2 | VCARD_OK2 | ATRERR2  | INSERT2  | x       | VCARDERR2 | VCARD21 | VCARD20 |
| SC2_CFG1 | х          | х         | SC2_FULL | CARDDET2 | PULLUP2 | CDS22     | CDS21   | CDS20   |
| SC2_CFG2 | ART2       | CRST_SEL2 | CARDRST2 | CARDCK2  | CKSTOP2 | CKS22     | CKS21   | CKS20   |

## Table 10. SIM/SAM 3 interface registers

|          | 7          | 6         | 5        | 4       | 3       | 2         | 1       | 0       |
|----------|------------|-----------|----------|---------|---------|-----------|---------|---------|
| SC3_CFG0 | VCARD_INT3 | VCARD_OK3 | ATRERR3  | х       | х       | VCARDERR3 | VCARD31 | VCARD30 |
| SC3_CFG2 | ART3       | х         | CARDRST3 | CARDCK3 | скаторз | СК32      | CKS31   | CKS30   |

## Table 11. SIM/SAM 4 interface registers

|          | 7          | 6         | 5        | 4       | 3       | 2         | 1       | 0       |
|----------|------------|-----------|----------|---------|---------|-----------|---------|---------|
| SC4_CFG0 | VCARD_INT4 | VCARD_OK4 | ATRERR4  | x       | x       | VCARDERR4 | VCARD41 | VCARD40 |
| SC4_CFG2 | ART4       | х         | CARDRST4 | CARDCK4 | CKSTOP4 | CKS42     | CKS41   | CKS40   |

## Table 12. SIM/SAM 5 interface registers

|          | 7          | 6         | 5        | 4       | 3       | 2         | 1       | 0       |
|----------|------------|-----------|----------|---------|---------|-----------|---------|---------|
| SC5_CFG0 | VCARD_INT5 | VCARD_OK5 | ATRERR5  | х       | х       | VCARDERR5 | VCARD51 | VCARD50 |
| SC5_CFG2 | ART5       | х         | CARDRST5 | CARDCK5 | СКЅТОР5 | CKS52     | CKS51   | CKS50   |

AT83C26 =

# Table 13. Common registers for SC1/SC2/SC3/SC4/SC5

|             | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|-------------|--------|--------|--------|--------|--------|--------|--------|--------|
| TIMER_MSB   | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  |
| TIMER_LSB   | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  |
| CAPTURE_MSB | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  |
| CAPTURE_LSB | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  |
| IO_SELECT   | x      | x      | x      | ×      | IOSEL3 | IOSEL2 | IOSEL1 | IOSEL0 |

# Table 14. Common registers for SC2/SC3/SC4/SC5

|            | 7      | 6       | 5       | 4       | 3                   | 2             | 1          | 0          |
|------------|--------|---------|---------|---------|---------------------|---------------|------------|------------|
| INTERFACEB | x      | CARDC82 | CARDIO5 | CARDIO4 | CARDIO3/<br>CARDC42 | CARDIO2       | DEMBOOSTB1 | DEMBOOSTB0 |
| STATUSB    | x      | CARDIN2 | CIO5    | CIO4    | CRST3/<br>CC82      | CIO3/<br>CC42 | CRST2      | CIO2       |
| ITDIS      | IODIS5 | IODIS4  | IODIS3  | IODIS2  | ITDIS5              | ITDIS4        | ITDIS3     | ITDIS2     |

# Table 15. DC/DC B registers

|       | 7         | 6        | 5       | 4      | 3       | 2        | 1     | 0     |
|-------|-----------|----------|---------|--------|---------|----------|-------|-------|
| DCDCB | SHUTDOWNB | VDCB_INT | VDCB_OK | 0      | ICCADJB | STEPREGB | VDCB1 | VDCB0 |
| LDO   | IPLUS5    | IPLUS4   | IPLUS3  | IPLUS2 | х       | х        | х     | х     |

# Table 16. Slew control registers for CIO and CCLK pins

|             | 7              | 6             | 5            | 4            | 3                    | 2                    | 1                   | 0                   |
|-------------|----------------|---------------|--------------|--------------|----------------------|----------------------|---------------------|---------------------|
| SLEW_CTRL_1 | CCLK2_SLEW_CTR | CCLK2_SLEW_CT | CIO2_SLEW_CT | CIO2_SLEW_CT | CCLK1_SLEW_CT        | CCLK1_SLEW_CT        | CIO1_SLEW_CT        | CIO1_SLEW_CTR       |
|             | L1             | RL0           | RL1          | RL0          | RL1                  | RL0                  | RL1                 | L0                  |
| SLEW_CTRL_2 | CCLK4_SLEW_CTR | CCLK4_SLEW_CT | CIO4_SLEW_CT | CIO4_SLEW_CT | CCLK3_SLEW_CT        | CCLK3_SLEW_CT        | CIO3_SLEW_CT        | CIO3_SLEW_CTR       |
|             | L1             | RL0           | RL1          | RL0          | RL1                  | RL0                  | RL1                 | L0                  |
| SLEW_CTRL_3 | x              | ×             | ×            | ×            | CCLK5_SLEW_CT<br>RL1 | CCLK5_SLEW_CT<br>RL0 | CIO5_SLEW_CT<br>RL1 | CIO5_SLEW_CTR<br>L0 |





# Registers

Table 17. SC1\_ CFG0(Config Byte 0 for SC1)

| 7          | 6         | 5        | 4  | 3   | 2   | 1 | 0                 |  |  |
|------------|-----------|----------|--|---|---|---|-------------------|--|--|
| 1          | 1 0 ATRER |          | R1 INSERT1 ICARDERR1 VCARDERR1 VCARD11   |   |   |   |                   |  |  |
| Bit Number | Bit M     | nemonic  | Description  |   |   |   |                   |  |  |
| 7-6        |           | 1-0      | These bits cannot be p   | rogrammed and are re                              | ead as 1-0.   |   |                   |  |  |
| 5          | AT        | RERR1    | Answer to Reset Interrupt for SC1 This bit is set when the card clock counter overflows (no falling edge on ClO1 is received before of the card clock counter). This bit is cleared by hardware when this register is read. It can be set by software for test put |   |   |   |                   |  |  |
| 4          | IN        | SERT1    | It can be set by softwar   | ard is inserted or extra<br>re for test purpose.  | cted: a change in CARDII  |   | •                 |  |  |
| 3          | ICAI      | RDERR1   | deactivation is perform  | over current is detected).                        | ed on CVCC. It can be se  | • |                   |  |  |
| 2          | VCA       | RDERR1   | by software for test pur   | e output voltage goes or<br>pose and deactivate t | out of the voltage range s<br>ne card.<br>ister is read. It cannot be | • |                   |  |  |
| 1-0        | VCA       | RD1[1:0] | VCARD1[1:0] writing to   | o 1.8V, 3V, 5V starts th<br>o 0 stops the DC/DC.  | e DC/DC if a card is dete   |   | ne micro controli |  |  |

should deactivate the card before changing the voltage.

Reset value = 0x 1000 0000

801,09

Table 18. SC1\_CFG1 (Config Byte 1 for SC1

7 6 5 4 3 2 1 0 X SHUTDOWNA CARDDET1 PULLUP1 CDS11 CDS10 ART1 CDS12

| Bit Number | Bit Mnemonic | Description   |
|------------|--------------|---|
| 7          | ×            |   |
| 6          | ART1         | Automatic Reset Transition Set this bit to have the CRST1 pin changed according to activation sequence. Clear this bit to have the CRST1 pin immediately following the value programmed in CARDRST1.  |
| 5          | SHUTDOWNA    | Shutdown DC/DCA Set this bit to reduce the power consumption. An automatic de-activation sequence will be done. VCARD[1:0] bits are reset. Clear this bit to enable VCARD1[1:0] selection.  |
| 4          | CARDDET1     | Card Presence Detection Polarity Set this bit to indicate the card presence detector is closed when no card is inserted (CPRES is low). Clear this bit to indicate the card presence detector is open when no card is inserted (CPRES is high).   |
| 3          | PULLUP1      | Pull-up Enable Set this bit to enable the internal pull-up on the CPRES pin. This allows to minimize the number of external components. Clear this bit to disable the internal pull-up and minimize the power consumption when the card detection contact is on. Then an external pull-up must be connected to $V_{\rm CC}$ (typically a 1 M $\Omega$ resistor).  |
| 2-0        | CDS1[2:0]    | Card Detection filtering  CPRES1 is sampled by the master clock provided on CLK input. A change on CPRES1 is detected after:  CDS1[2-0] = 0: no sample <sup>(1)</sup> CDS1[2-0] = 1: 4 identical samples  CDS1[2-0] = 2: 8 identical samples (reset value)  CDS1[2-0] = 3: 16 identical samples  CDS1[2-0] = 4: 32 identical samples  CDS1[2-0] = 5: 64 identical samples  CDS1[2-0] = 6: 128 identical samples  CDS1[2-0] = 7: 256 identical samples  Note: 1. When CDS[2-0] = 0, a card insertion (even if CLK is stopped) puts a low level on INT pin. This can be used to wake up the external micro controller and restart CLK when a card is inserted in the AT83C24. |

Reset value = 0x X000 1010





Table 19. SC1\_CFG2 (Config Byte 2 for SC1)

| 7          | 6            | 5  | 4  | 3          | 2                  | 1                   | 0           |
|------------|--------------|--|--|------------|--------------------|---------------------|-------------|
| 0          | DCK2         | DCK1   | DCK0   | х          | CKS12              | CKS11               | CKS10       |
| Bit Number | Bit Mnemonic | Description  |  |            |                    |                     |             |
| 7          | 0            | This bit must be alw   | /ays at 0.   |            |                    |                     |             |
| 6-4        | DCK[2:0]     | DCK[2:0] = 2: preso<br>DCK[2:0] = 3: preso<br>DCK[2:0] = 4: preso<br>DCK[2:0] = 5: preso   | n input for CCLK pre-<br>caler factor equals 1<br>caler factor equals 2<br>caler factor equals 4<br>caler factor equals 6<br>caler factor equals 8<br>caler factor equals 10<br>caler factor equals 10<br>caler factor equals 10<br>caler factor equals 10 | escaler. Ö | ,                  | scaler value and ou | tputs DCCLK |
| 3          | x            |  |  |            |                    |                     |             |
| 2-0        | CKS1[2:0]    | Card Clock prescale CK\$1 [2:0] = 0: CC CK\$1 [2:0] = 1: CC CK\$1 [2:0] = 2: CCL CK\$1 [2:0] = 3: CCL CK\$ 1[2:0] = 4: CC CK\$1 [2:0] = 5: CC CK\$1 [2:0] = 6: CCL CK\$1 [2:0] = 7: CC | LK1 = CLK (the ma) LK1 = DCCLK / 2 .K1 = DCCLK / 4 LK1 = DCCLK / 4 LK1 = A2 LK1 = A2 / 2 .K1 = CLK / 2   |            | cy on CLK is 24 Mi | Hz)                 |             |

Reset value = 0x 0001 X000

Notes: 1. When CKS1 value is changed a special logic insures no glitch occurs on the CCLK1 pin and actual configuration changes can be delayed by half a period to two periods of CCLK1.

2. CCLK1 must be stopped with CKSTOP1 bit before switching from CKS1 = (0, 1, 2, 3, 6, 7) to CKS1 = (4, 5) or vice versa.

Table 20. SC1\_CFG3 (Config Byte 3 for SC1)

| 7 | 6 | 5 | 4       | 3 | 2 | 1 | 0 |
|---|---|---|---------|---|---|---|---|
| X | x | x | ICCADJA | x | x | X | X |

| Bit Number | Bit Mnemonic | Description   |
|------------|--------------|---|
| 7-5        | x            |   |
| 4          | ICCADJA      | Cl <sub>CC</sub> overflow adjust This bit controls the DC/DCA sensitivity to any overflow current. Set this bit to decrease the DC/DCA sensitivity (Cl <sub>CC_ovf</sub> is increased by about 20%). Clear this bit to have a normal configuration. The reset value is 0. |
| 3          | x            |   |
| 2          | x            |   |
| 1          | x            |   |
| 0          | х            |   |

Reset value = 0x XXX0 XXXX





Table 21. SC1\_CFG4 (Config Byte 4 for SC1)

| Х | DEMBOOSTA1 | DEMBOOSTA0 | STEPREGA | INT_PULLUP | х | х | CRST_SEL1 |
|---|------------|------------|----------|------------|---|---|-----------|
| 7 | 6          | 5          | 4        | 3          | 2 | 1 | 0         |

| Bit Number | Bit Mnemonic   | Description   |
|------------|----------------|---|
| 7          | x              |   |
| 6-5        | DEMBOOSTA[1-0] | DC/DC A Maximum Startup Current drawn from power supply 00: Normal: 80 mA average 01: Normal + 18% 10: Normal + 18% (and boost on oscillator) 11: Normal + 40%  |
| 4          | STEPREGA       | Step Regulator mode Clear this bit to enable the automatic step-up converter (CVCC is stable even if VCC is not higher than CVCC). Set this bit to permanently disable the step-up converter (CVCC is stable only if VCC is sufficiently higher than CVCC). This bit must always be set if no external self is used |
| 3          | INT_PULLUP     | Internal pull-up Set this bit to activate the internal pull-up (connected internally to VCC) on INT pin. Clear this bit to deactivate the internal pull-up.   |
| 2          | x              |   |
| 1          | x              |   |
| 0          | CRST_SEL1      | Card Reset Selection Set this bit to have the CRST1 pin driven by hardware through the A1/RST pin. Clear this bit to have the CRST1 pin driven by software through the CARDRST bit. The reset value is 0.   |

Reset value = 0x X000 0000

Table 22. SC1\_INTERFACE (Interface Byte for SC1)

| • | U      | 9       | •        | 3       | 2       | •       | v       |
|---|--------|---------|----------|---------|---------|---------|---------|
| 0 | IODIS1 | CKSTOP1 | CARDRST1 | CARDC81 | CARDC41 | CARDCK1 | CARDIO1 |
|   |        |         |          |         |         |         |         |

| <u> </u>   | ODIST CKSTC  | OF I CARDROIT  | CARDCOI   | CARDC41  | CARDCKI           | CARDIO                               |
|------------|--------------|--|---|--|-------------------|--------------------------------------|
| Bit Number | Bit Mnemonic | Description  |   |  |                   |                                      |
| 7          | 0            | This bit should not be   | set.  |  |                   |                                      |
| 6          | IODIS1       | Card I/O isolation Set this bit to drive the respectively. Clear this bit to drive the |   | •  |                   |                                      |
| 5          | CKSTOP1      |  | to drive CCLK1 by so<br>CLK1 running accord<br>it is changed a specia | ftware.<br>ling to CKS1. This ca<br>I logic ensures that n | •                 | asynchronous cards.<br>CCLK1 pin and |
| 4          | CARDRST1     | Card Reset Set this bit to enter a r Clear this bit to drive a                         | •   | •  | <b>).</b>         |                                      |
| 3          | CARDC81      | Card C8 Set this bit to drive the then be an input (read Clear this bit to drive a     | in SC1_STATUS reg   | ster).   | •                 | value). The pin can                  |
| 2          | CARDC41      | Card C4 Set this bit to drive the then be an input (read Clear this bit to drive a     | in SC1_STATUS reg   | ster).   | J                 | value). The pin can                  |
| 1          | CARDCK1      | Card Clock Set this bit to set a hig Clear this bit to drive a                         |   |  | STOP1 bit value). |                                      |
| 0          | CARDIO1      | Card I/O Set this bit to drive the then be an input (read Clear this bit to drive a    | in SC1_STATUS reg   | ster).   | -                 | value). The pin can                  |

Reset value = 0x 0110 0000





Table 23. SC1\_STATUS (Status Byte for SC1)

| 7          | 6           | 5                    | 4  | 3               | 2                       | 1                   | 0              |  |  |
|------------|-------------|----------------------|--|-----------------|-------------------------|---------------------|----------------|--|--|
| CC81       | CC41        | CARDIN1              | VCARD_OK1  | х               | VCARD_INT1              | CRST1               | CIO1           |  |  |
| Bit Number | Bit Mnemoni | ic Descrip           | ition  |                 |                         |                     |                |  |  |
| 7          | CC81        |                      | Card CC8 This bit provides the actual level on the CC8 pin when read.                  |                 |                         |                     |                |  |  |
| 6          | CC41        |                      | Card CC4 This bit provides the actual level on the CC4 pin when read.                  |                 |                         |                     |                |  |  |
| 5          | CARDIN1     | This bit             | Card Presence Status This bit is set when a card is detected. It is cleared otherwise. |                 |                         |                     |                |  |  |
| 4          | VCARD_OK    | This bit VCARD       | Itage Status<br>is set by the DCDCA<br>1[1:0] bits.<br>ared otherwise.                 | when the outpu  | it voltage remains with | in the voltage rang | e specified by |  |  |
| 3          | х           |                      |  |                 |                         |                     |                |  |  |
| 2          | VCARD_INT   | This bit             | nart Card voltage inten<br>is set when VCARD_0<br>is cleared when read l               | OK1 bit is set. | ntroller.               |                     |                |  |  |
| 1          | CRST1       | Card RS<br>This bit  | ST<br>provides the actual lev  | vel on the CRS  | T pin when read.        |                     |                |  |  |
| 0          | CIO1        | Card I/C<br>This bit | )<br>provides the actual lev   | vel on the CIO  | pin when read.          |                     |                |  |  |

Reset value = reset value depends on hardware configuration

# **Table 24.** SC2\_CFG0 ()

| Bit Number | Bit Mnemonic | Description  |  |  |  |  |
|------------|--------------|--|--|--|--|--|
| 7          | VCARD_INT2   | SC2 voltage interrupt This bit is set when VCARD_OK2 bit is set. This bit is cleared when read by the micro controller.  |  |  |  |  |
| 6          | VCARD_OK2    | SC2 Voltage Status This bit is set by the LD02 when the output voltage remains within the voltage range specified by VCARD2[1:0] bits. It is cleared otherwise.  |  |  |  |  |
| 5          | ATRERR2      | swer to Reset Interrupt for SC2 is bit is set when the card clock counter overflows (no falling edge on ClO2 is received before the erflow of the card clock counter). Is bit is cleared by hardware when this register is read. It can be set by software for test purpose.   |  |  |  |  |
| 4          | INSERT2      | Card Insertion Interrupt This bit is set when a card is inserted or extracted in SC2 connector: a change in CARDIN2 value filtered according to CDS2[2-0]. It can be set by software for test purpose.  This bit is cleared by hardware when this register is read. It cannot be cleared by software.  |  |  |  |  |
| 3          | х            |  |  |  |  |  |
| 2          | VCARDERR2    | Interface 2 Card Out of Range Voltage Interrupt This bit is set when the output voltage on CVCC <sub>N</sub> goes out of the voltage range specified by VCRDN field. It can be set by software for test purpose and deactivate the card. This bit is cleared by hardware when this register is read. It cannot be cleared by software. The reset value is 0. |  |  |  |  |
| 1-0        | VCARD2[1:0]  | Interface 2 Card Voltage Selection VCRD2[1:0] = 00: 0V VCRD2[1:0] = 01: 1.8V class C VCRD2[1:0] = 10: 3V class B VCRD2[1:0] = 11: 5V class A No card deactivation is performed when the voltage is changed. The micro controller should deactivate the card before changing the voltage and activating the card again. The reset value is 00.                |  |  |  |  |

Reset value = 0x 0000 X000





# **Table 25.** SC2\_CFG1 ()

| 7          | 6            | 5   | 4  | 3  | 2  | 1                    | 0           |
|------------|--------------|---|--|--|--|----------------------|-------------|
| х          | х            | SC2_FULL  | CARDDET2   | PULLUP2  | CDS22  | CDS21                | CDS20       |
| Bit Number | Bit Mnemonic | Description   |  |  |  |                      |             |
| 7-6        | Х            |   |  |  |  |                      |             |
| 5          | SC2_FULL     | CIO3/CC42 Interface 3 L CARDCK3 i ITDIS3 is se CVCC2 and CVC Clear this bit only CIO3/CC42  | t to disable interrup<br>C3 shall be connect<br>to use only CIO or<br>is CIO3 and CRST<br>an then be used in | 3/CC82 is CC82.  P3 to stop CCLK or ots from SC3.  cted externally and a interface 2: 3/CC82 is CRST3. | n SC3.<br>SC2_FULL must be s   |                      | g the LDO.  |
| 4          | CARDDET2     | Set this bit to indi  | dicate the card pre  | ence detector is clos  | sed when no card is i<br>pen when no card is                                       | •                    | •           |
| 3          | PULLUP2      | components. Clear this bit to di  | sable the internal pr<br>mal pull-up must be   | ull-up and minimize  | 2 pin. This allows to $\theta$ the power consumption (typically a 1 M $\Omega$ res | tion when the card d |             |
| 2-0        | CDS2[2:0]    | CPRES2 is samp<br>CDS2[2-0] = 0: n<br>CDS2[2-0] = 1: 4<br>CDS2 [2-0] = 2: 8<br>CDS2[2-0] = 3: 10<br>CDS2[2-0] = 4: 3:<br>CDS2[2-0] = 5: 6 | ·  | (reset value)  | LK input. A change c   | on CPRES2 is detec   | cted after: |

When CDS2[2-0] = 0 and ITDIS2 = 0, a card insertion (even if CLK is stopped) puts a low level on INT pin. This can be used to wake up the external micro controller and restart CLK when a card is

Reset value = 0x XX10 1010

CDS2[2-0] = 7: 256 identical samples

inserted in the AT83C24.

Table 26. SC2\_CFG2 ()

| 7          | 6            | 5  | 4  | 3  | 2  | 1                   | 0               |  |  |  |
|------------|--------------|--|--|--|--|---------------------|-----------------|--|--|--|
| ART2       | CRST_SEL2    | CARDRST2   | CARDCK2  | СКЅТОР2  | CKS22  | CKS21               | CKS20           |  |  |  |
| Bit Number | Bit Mnemonic | Description  | escription   |  |  |                     |                 |  |  |  |
| 7          | ART2         |  | nave the CRST2 pin   | •  | g to activation seque  |                     | RST2.           |  |  |  |
| 6          | CRST_SEL2    | Set this bit to h  | Card Reset Selection Set this bit to have the CRST2 pin driven by hardware through the A1/RST pin. Clear this bit to have the CRST pin driven by software through the CARDRST bit. The reset value is 0. |  |  |                     |                 |  |  |  |
| 5          | CARDRST2     |  | Card Reset Set this bit to enter a reset sequence according to ART2 bit value. Clear this bit to drive a low level on the CRST2 pin.   |  |  |                     |                 |  |  |  |
| 4          | CARDCK2      |  | et a high level on tl<br>drive a low level o   |  | ording to CKSTOP2 I  | oit value).         |                 |  |  |  |
| 3          | CKSTOP2      | down mode (G<br>Clear this bit to<br>Note: Whe   | top CCLK2 accordi<br>SM) or to drive CC<br>have CCLK2 runn<br>on this bit is change  | LK2 by software.<br>ing according to Ck<br>d a special logic ens | his can be used to s<br>S2. This can be use<br>sures that no glitch o<br>alf a period to two p | d to activate async | chronous cards. |  |  |  |
| 2-0        | CKS2[2:0]    | CKS2 [2:0] = 0<br>CKS2 [3:0] = 1<br>CKS2 [3:0] = 2<br>CKS2 [3:0] = 3<br>CKS2 [3:0] = 4<br>CKS2 [3:0] = 5<br>CKS2 [3:0] = 6 | : CCLK2 = DCCLK<br>:: CCLK2 = DCCLK<br>:: CCLK2 = DCCLK  | ./2<br>/4  | equency is 24 MHz)   |                     |                 |  |  |  |

#### Reset value = 0x00001000

Notes: 1. When CKS2 value is changed a special logic insures no glitch occurs on the CCLK2 pin and actual configuration changes can be delayed by half a period to two periods of CCLK2.

 CCLK2 must be stopped with CKSTOP2 bit before switching from CKS2 = (0, 1, 2, 3, 6, 7) to CKS2 = (4, 5) or vice versa.





**Table 27.** SC3\_CFG0()

| TOPAKD_INTO | TOAILD_OILO  | 711121110                                |   |                                    |  | 10,400              | 1 3 1 1 2 2 2       |  |
|-------------|--------------|--|---|------------------------------------|--|---------------------|---------------------|--|
| Bit Number  | Bit Mnemonic | Description                              |   |                                    |  |                     |                     |  |
| 7           | VCARD_INT3   | This bit is set when                     | SC3 voltage interrupt This bit is set when VCARD_OK3 bit is set. This bit is cleared when read by the micro controller.   |                                    |  |                     |                     |  |
| 6           | VCARD_OK3    | This bit is set by th VCARD3[1:0] bits.  | SC3 Voltage Status This bit is set by the LDO3 when the output voltage remains within the voltage range specified by VCARD3[1:0] bits. It is cleared otherwise. |                                    |  |                     |                     |  |
| 5           | ATRERR3      | overflow of the care                     | the ca  | rd clock counter over<br>counter). | flows (no falling edge or<br>er is read. It can be set |                     |                     |  |
| 4           | x            |  |   |                                    |  |                     |                     |  |
| 3           | Х            |  |   |                                    |  |                     |                     |  |
| 2           | VCARDERR3    | This bit is set when can be set by softw | the ou<br>are for<br>by hard  | test purpose and dea               | <sub>N</sub> goes out of the voltag                    |                     |                     |  |
| 1-0         | VCARD3[1:0]  |  | OV<br>I.8V clas<br>BV classon is peng the voluments.  | ass C<br>s B<br>s A                | tage is changed. The m<br>the card again.              | icro controller sho | ould deactivate the |  |

Reset value = 0x 000X 0000

# Table 28. SC3\_CFG2 ()

| 7          | 6            | 5   | 4  | 3  | 2  | 1                                    | 0              |  |  |  |
|------------|--------------|---|--|--|--|--------------------------------------|----------------|--|--|--|
| ART3       | X            | CARDRST3  | CARDCK3  | СКЅТОР3  | СК32   | CKS31                                | CKS30          |  |  |  |
| Bit Number | Bit Mnemonic | Description   |  |  |  |                                      |                |  |  |  |
| 7          | ART3         | Set this bit to have  | Automatic Reset Transition  Set this bit to have the CRST3 pin changed according to activation sequence.  Clear this bit to have the CRST3 pin immediately following the value programmed in CARDRST3. |  |  |                                      |                |  |  |  |
| 6          | х            |   |  |  |  |                                      |                |  |  |  |
| 5          | CARDRST3     | Clear this bit to dri   | ve a low level on th   | according to ART3<br>ne CRST3 pin.   |  |                                      |                |  |  |  |
| 4          | CARDCK3      | Card Clock Set this bit to set a Clear this bit to dri  | •  | CCLK3 pin (accordir<br>ne CCLK3 pin.   | ng to CKSTOP3 bit  | value).                              |                |  |  |  |
| 3          | скѕторз      | down mode (GSM) Clear this bit to have Note: When the   | ) or to drive CCLK3<br>ve CCLK3 running<br>is bit is changed a   | to CARDCK3. This<br>by software.<br>according to CKS3.<br>special logic ensure<br>be delayed by half a | This can be used to start the start of the s | to activate async<br>urs on the CCLK | hronous cards. |  |  |  |
| 2-0        | CKS3[2:0]    | Interface 4Card Cl CKS3 [2:0] = 0: CC CKS3 [3:0] = 1: CC CKS3 [3:0] = 2: CC CKS3 [3:0] = 3: CC CKS3 [3:0] = 4: CC CKS3 [3:0] = 5: CC CKS3 [3:0] = 6: CC CKS3 [3:0] = 7: CC The reset value is | CLK3 = CLK (then to<br>CLK3 = DCCLK / 2<br>CLK3 = DCCLK / 2<br>CLK3 = DCCLK / 4<br>CLK3 = A2<br>CLK3 = A2 / 2<br>CLK3 = CLK / 2<br>CLK3 = CLK / 4  | the maximum freque   | ency is 24 MHz)  |                                      |                |  |  |  |

#### Reset value = 0x 0X00 1000

Notes: 1. When CKS3 value is changed a special logic insures no glitch occurs on the CCLK3 pin and actual configuration changes can be delayed by half a period to two periods of CCLK3.

2. CCLK3 must be stopped with CKSTOP3 bit before switching from CKS3 = (0, 1, 2, 3, 6, 7) to CKS3 = (4, 5) or vice versa.





**Table 29.** SC4\_CFG0()

| Bit Number | Bit Mnemonic | Description  |  |  |  |  |  |
|------------|--------------|--|--|--|--|--|--|
| 7          | VCARD_INT4   | SC4 voltage interrupt This bit is set when VCARD_OK4 bit is set. This bit is cleared when read by the micro controller.  |  |  |  |  |  |
| 6          | VCARD_OK4    | SC4 Voltage Status This bit is set by the LD04 when the output voltage remains within the voltage range specified by VCARD4[1:0] bits. It is cleared otherwise.  |  |  |  |  |  |
| 5          | ATRERR4      | Answer to Reset Interrupt for SC4 This bit is set when the card clock counter overflows (no falling edge on CIO4 is received before the overflow of the card clock counter). This bit is cleared by hardware when this register is read. It can be set by software for test purpose.   |  |  |  |  |  |
| 4          | х            |  |  |  |  |  |  |
| 3          | х            |  |  |  |  |  |  |
| 2          | VCARDERR4    | Interface 4 Card Out of Range Voltage Interrupt This bit is set when the output voltage on CVCC <sub>N</sub> goes out of the voltage range specified by VCRDN field. It can be set by software for test purpose and deactivate the card. This bit is cleared by hardware when this register is read. It cannot be cleared by software. The reset value is 0. |  |  |  |  |  |
| 1-0        | VCARD4[1:0]  | Interface 4 Card Voltage Selection  VCRD4[1:0] = 00: 0V  VCRD4[1:0] = 01: 1.8V class C  VCRD4[1:0] = 10: 3V class B  VCRD4[1:0] = 11: 5V class A  No card deactivation is performed when the voltage is changed. The micro controller should deactivate the card before changing the voltage and activating the card again.  The reset value is 00.          |  |  |  |  |  |

Reset value = 0x 000X X000

**Table 30.** SC4\_CFG2 ()

| 7          | 6            | 5  | 4  | 3  | 2                                      | 1                                    | 0              |  |
|------------|--------------|--|--|--|--|--------------------------------------|----------------|--|
| ART4       | X            | CARDRST4   | CARDCK4  | CKSTOP4  | CKS42                                  | CKS41                                | CKS40          |  |
| Bit Number | Bit Mnemonic | Description  |  |  |  |                                      |                |  |
| 7          | ART4         |  | the CRST4 pin ch   | anged according to mmediately following  | •                                      |                                      | RST4.          |  |
| 6          | х            |  |  |  |  |                                      |                |  |
| 5          | CARDRST4     | Card Reset<br>Set this bit to enter<br>Clear this bit to driv  | •  | according to ART4<br>e CRST4 pin.  | bit value.                             |                                      |                |  |
| 4          | CARDCK4      |  | Card Clock Set this bit to set a high level on the CCLK4 pin (according to CKSTOP4 bit value). Clear this bit to drive a low level on the CCLK4 pin. |  |  |                                      |                |  |
| 3          | CKSTOP4      | down mode (GSM) Clear this bit to have Note: When this   | or to drive CCLK4<br>e CCLK4 running<br>is bit is changed a  | to CARDCK4. This<br>by software.<br>according to CKS4.<br>special logic ensure<br>be delayed by half a | This can be used as that no glitch occ | to activate async<br>urs on the CCLK | hronous cards. |  |
| 2-0        | CKS4[2:0]    | Interface 4Card Ck<br>CKS4 [2:0] = 0: CC<br>CKS4 [3:0] = 1: CC<br>CKS4 [3:0] = 2: CC<br>CKS4 [3:0] = 3: CC<br>CKS4 [3:0] = 4: CC<br>CKS4 [3:0] = 5: CC<br>CKS4 [3:0] = 6: CC<br>CKS4 [3:0] = 7: CC<br>The reset value is | CLK4 = CLK (then to<br>CLK4 = DCCLK / 2<br>CLK4 = DCCLK / 2<br>CLK4 = DCCLK / 4<br>CLK4 = A2<br>CLK4 = A2 / 2<br>CLK4 = CLK / 2<br>CLK4 = CLK / 4    | the maximum freque   | ency is 24 MHz)                        |                                      |                |  |

Reset value = 0x 0X00 1000

Notes: 1. When CKS4 value is changed a special logic insures no glitch occurs on the CCLK4 pin and actual configuration changes can be delayed by half a period to two periods of CCLK4.

2. CCLK4 must be stopped with CKSTOP4 bit before switching from CKS4 = (0, 1, 2, 3, 6, 7) to CKS4 = (4, 5) or vice versa.





Table 31. SC5\_CFG0()

| VCARD_INT  | VCARD_OK5    | ATRERR5            | X | x                 | VCARDERR5 | VCARD51 | VCARD50 |
|------------|--------------|--------------------|---|-------------------|-----------|---------|---------|
| Bit Number | Bit Mnemonic | Description        |   |                   |           |         |         |
| 7          |              | SC5 voltage intern | • | PD OK5 hit is set |           |         |         |

| Bit Number | Bit Mnemonic | Description  |
|------------|--------------|--|
| 7          | VCARD_INT5   | SC5 voltage interrupt This bit is set when VCARD_OK5 bit is set. This bit is cleared when read by the micro controller.  |
| 6          | VCARD_OK5    | SC5 Voltage Status This bit is set by the LDO5 when the output voltage remains within the voltage range specified by VCARD5[1:0] bits. It is cleared otherwise.  |
| 5          | ATRERR5      | Answer to Reset Interrupt for SC5  This bit is set when the card clock counter overflows (no falling edge on CIO5 is received before the overflow of the card clock counter).  This bit is cleared by hardware when this register is read. It can be set by software for test purpose.   |
| 4          | х            |  |
| 3          | х            |  |
| 2          | VCARDERR5    | Interface 5 Card Out of Range Voltage Interrupt This bit is set when the output voltage on CVCC <sub>N</sub> goes out of the voltage range specified by VCRDN field. It can be set by software for test purpose and deactivate the card. This bit is cleared by hardware when this register is read. It cannot be cleared by software. The reset value is 0. |
| 1-0        | VCARD5[1:0]  | Interface 5 Card Voltage Selection  VCRD5[1:0] = 00: 0V  VCRD5[1:0] = 01: 1.8V class C  VCRD5[1:0] = 10: 3V class B  VCRD5[1:0] = 11: 5V class A  No card deactivation is performed when the voltage is changed. The micro controller should deactivate the card before changing the voltage and activating the card again.  The reset value is 00.          |

Reset value = 0x 000X X000

**Table 32.** SC5\_CFG2 ()

| 7          | 6            | 5  | 4   | 3                                  | 2               | 1     | 0     |  |  |
|------------|--------------|--|---|------------------------------------|-----------------|-------|-------|--|--|
| ART5       | X            | CARDRST5   | CARDCK5   | СКЅТОР5                            | CKS52           | CKS51 | CKS50 |  |  |
| Bit Number | Bit Mnemonic | Description  |   |                                    |                 |       |       |  |  |
| 7          | ART5         | Set this bit to have   | Automatic Reset Transition  Set this bit to have the CRST5 pin changed according to activation sequence.  Clear this bit to have the CRST5 pin immediately following the value programmed in CARDRST5.  |                                    |                 |       |       |  |  |
| 6          | ×            |  |   |                                    |                 |       |       |  |  |
| 5          | CARDRST5     |  | r a reset sequence<br>ive a low level on t  | according to ART5<br>ne CRST5 pin. | bit value.      |       |       |  |  |
| 4          | CARDCK5      |  | Card Clock Set this bit to set a high level on the CCLK5 pin (according to CKSTOP5 bit value). Clear this bit to drive a low level on the CCLK5 pin.  |                                    |                 |       |       |  |  |
| 3          | CKSTOP5      | Set this bit to stop<br>down mode (GSM<br>Clear this bit to ha<br>Note: When the | CARD Clock Stop  Set this bit to stop CCLK5 according to CARDCK5. This can be used to set asynchronous cards in power-down mode (GSM) or to drive CCLK5 by software.  Clear this bit to have CCLK5 running according to CKS5. This can be used to activate asynchronous cards.  Note: When this bit is changed a special logic ensures that no glitch occurs on the CCLK5 pin and actual configuration changes can be delayed by half a period to two periods of CCLK5. |                                    |                 |       |       |  |  |
| 2-0        | CKS5[2:0]    | CKS5 [3:0] = 1: C<br>CKS5 [3:0] = 2: C   | CLK5 = CLK (then<br>CLK5 = DCCLK / 2<br>CLK5 = DCCLK / 2<br>CLK5 = DCCLK / 4<br>CLK5 = A2<br>CLK5 = A2 / 2<br>CLK5 = CLK / 2<br>CLK5 = CLK / 4  |                                    | ency is 24 MHz) |       |       |  |  |

Reset value = 0x 0X00 1000

Notes: 1. When CKS5 value is changed a special logic insures no glitch occurs on the CCLK5 pin and actual configuration changes can be delayed by half a period to two periods of CCLK5.

2. CCLK5 must be stopped with CKSTOP5 bit before switching from CKS5 = (0, 1, 2, 3, 6, 7) to CKS5 = (4, 5) or vice versa.





Table 33. TIMER\_MSB (Timer MSB for SC1, SC2, SC3, SC4, SC5)

| 7          | 6            | 5           | 4      | 3      | 2      | 1     | 0     |  |  |
|------------|--------------|-------------|--------|--------|--------|-------|-------|--|--|
| Bit 15     | Bit 14       | Bit 13      | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |  |  |
|            |              | Description |        |        |        |       |       |  |  |
| Bit Number | Bit Mnemonic | Description |        |        |        |       |       |  |  |

Reset value = 0x 0000 0001

Table 34. TIMER\_LSB (Timer LSB for SC1, SC2, SC3, SC4, SC5)

| 7          | 6            | 5           | 4           | 3     | 2     | 1     | 0     |  |  |  |  |
|------------|--------------|-------------|-------------|-------|-------|-------|-------|--|--|--|--|
| Bit 7      | Bit 6        | Bit 5       | Bit 4       | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |  |  |
|            |              |             | )escription |       |       |       |       |  |  |  |  |
| Bit Number | Bit Mnemonic | Description |             |       |       |       |       |  |  |  |  |

Reset value = 0x 1001 0000

Table 35. CAPTURE\_MSB (Capture MSB for SC1, SC2, SC3, SC4, SC5)

| 7          | 6            | 5           | 4           | 3      | 2      | 1     | 0     |  |  |  |  |
|------------|--------------|-------------|-------------|--------|--------|-------|-------|--|--|--|--|
| bit 15     | bit 14       | bit 13      | bit 12      | bit 11 | bit 10 | bit 9 | bit 8 |  |  |  |  |
|            |              |             | Description |        |        |       |       |  |  |  |  |
| Bit Number | Bit Mnemonic | Description |             |        |        |       |       |  |  |  |  |

Reset value = 0x 0000 0000

Table 36. CAPTURE\_LSB (Capture LSB for SC1, SC2, SC3, SC4, SC5)

| 7          | 6            | 5                 | 4   | 3 | 2 | 1 | 0 |  |  |  |  |  |
|------------|--------------|-------------------|---|---|---|---|---|--|--|--|--|--|
| bit 7      | bit 6        | bit 5             | bit 5 bit 4 bit 3 bit 2 bit 1 bit 0   |   |   |   |   |  |  |  |  |  |
| Bit Number | Bit Mnemonic | Description       |   |   |   |   |   |  |  |  |  |  |
| 7 - 0      | bits 7 - 0   | See Section "Soft | ee Section "Software activation for SCn (n=1, 2, 3, 4, 5) interfaces and ARTn bit = 1", page 25 |   |   |   |   |  |  |  |  |  |

Reset value = 0x 0000 0000

54 AT83C26 \_\_\_\_

7511B-SCR-10/05

Table 37. IO\_SELECT (Selection byte for IO)

| 7          | 6            | 5           | 4   | 3                       | 2   | 1                    | 0                  |
|------------|--------------|-------------|---|-------------------------|---|----------------------|--------------------|
| x          | X            | x           | х   | IOSEL3                  | IOSEL2  | IOSEL1               | IOSEL0             |
| Bit Number | Bit Mnemonic | Description | on  |                         |   |                      |                    |
| 7          | Х            |             |   |                         |   |                      |                    |
| 6          | Х            |             |   |                         |   |                      |                    |
| 5          | х            |             |   |                         |   |                      |                    |
| 4          | х            |             |   |                         |   |                      |                    |
| 3-0        | IOSEL[3:0]   | seeTable 3  | ndicates the IO rou<br>38 and IODISn valu | ue (n=1, 2, 3, 4, 5). V | st and the Smart Car<br>Vhen no host IO is ro | uted to a smart card | l pin, this pin is |

Reset value = 0x XXXX 1000

Table 38. IO Selection

| IOSEL[3:0] | <b>IO</b> 1 | IO2   | AUX1      | AUX2       |
|------------|-------------|-------|-----------|------------|
| 0000       | CIO1        | _ (1) | _ (1)     | _ (1)      |
| 0001       | CIO2        | _ (1) | _ (1)     | _ (1)_     |
| 0010       | CIO3        | _ (1) | _ (1)     | _ (1)      |
| 0011       | CIO4        | _ (1) | _ (1)     | _ (1)      |
| 0100       | CIO5        | _ (1) | _ (1)     | _ (1)      |
| 0101       | CIO1        | CIO2  | CC41      | CIO3/CC42  |
| 0110       | CIO1        | CIO2  | CC41      | CIO4       |
| 0111       | CIO1        | CIO2  | CC41      | CIO5       |
| 1000       | CIO1        | CIO2  | CC41      | CC81       |
| 1001       | CIO1        | CIO3  | CC41      | CC81       |
| 1010       | CIO1        | CIO4  | CC41      | CC81       |
| 1011       | CIO1        | CIO5  | CC41      | CC81       |
| 1100       | CIO1        | CIO5  | CIO3/CC42 | CIO4       |
| 1101       | CIO2        | CIO5  | CIO3/CC42 | CIO4       |
| 1110       | CIO2        | CIO4  | CIO3/CC42 | CRST3/CC82 |
| 1111       | CIO2        | CIO5  | CIO3/CC42 | CRST3/CC82 |

Reset value for IOSEL[3:0]= 0x1000





Note:

- If no input (IO1, IO2, AUX1, AUX2) is selected for a SCIB pin (CIOn, CC4n CC8n), and if the smart card interface is started, the electrical level on the SCIB pin corresponds to the CAR-DIOn, CARDC4n or CARDC8n bit value.
- 2. For IOSEL[3:0] = 0xOE and IOSEL[3:0] = 0x0F, the CARDRST3 bit must be set to connect AUX2 to CRST3/CC82 pin.

# Table 39. INTERFACEB ()

|   |         |         | <b>-</b> | CARDIO3/CAR |         | •          |            |
|---|---------|---------|----------|-------------|---------|------------|------------|
| X | CARDC82 | CARDIO5 | CARDIO4  | DC42        | CARDIO2 | DEMBOOSTB1 | DEMBOOSTB0 |

| Bit Number | Bit Mnemonic        | Description   |
|------------|---------------------|---|
| 7          | х                   |   |
| 6          | CARDC82             | Set this bit to drive the CRST3/CC82 pin High with the on-chip pull-up (according to IODIS2 bit value). The pin can then be an input (read in STATUSB register).  Clear this bit to drive a low level on the CC82 pin (according to IODIS2 bit value).  |
| 5          | CARDIO5             | Set this bit to drive the CIO5 pin High with the on-chip pull-up when isolated from the host (See "ITDIS ()" on page 59.). The pin can then be an input (read in STATUSB register).  Clear this bit to drive a low level on the CIO5 pin when isolated from the host.   |
| 4          | CARDIO4             | Set this bit to drive the CIO4 pin High with the on-chip pull-up when isolated from the host (See "ITDIS ()" on page 59.). The pin can then be an input (read in STATUSB register).  Clear this bit to drive a low level on the CIO4/C45 pin when isolated from the host.   |
| 3          | CARDIO3/<br>CARDC42 | Set this bit to drive the CIO3/CC42 pin High with the on-chip pull-up when isolated from the host (See "ITDIS ()" on page 59.). The pin can then be an input (read in STATUSB register). Clear this bit to drive a low level on the CIO3/CC42 pin when isolated from the host. This bit is CIO3 when AUX=0 or when AUX=1 and IFN=2, otherwise it is CC42. |
| 2          | CARDIO2             | Set this bit to drive the CIO2 pin High with the on-chip pull-up when isolated from the host (See "ITDIS ()" on page 59.). The pin can then be an input (read in STATUSB register).  Clear this bit to drive a low level on the CIO2 pin when isolated from the host.   |
| 1-0        | DEMBOOSTB[1-0]      | Configuration for DC/DCB startup current. 00: Normal: 80 mA average 01: Normal + 18% 10: Normal + 18% (and boost on oscillator) 11: Normal + 40%  |

Reset value = 0x X000 0000





Table 40. STATUSB () - Read Only

| 7          | 6          | 5                         | 4  | 3                     | 2             | 1     | 0    |  |
|------------|------------|---------------------------|--|-----------------------|---------------|-------|------|--|
| x          | CARDIN2    | CIO5                      | CIO4   | CRST3/<br>CC82        | CIO3/<br>CC42 | CRST2 | CIO2 |  |
| Bit Number | Bit Mnemon | ic Description            | n  |                       |               |       |      |  |
| 7          | х          |                           |  |                       |               |       |      |  |
| 6          | CARDIN2    | This bit is s             | Card Presence Status 2 This bit is set when a card is detected. It is cleared otherwise. |                       |               |       |      |  |
| 5          | CIO5       | Card ClO5<br>This bit pro | vides the actual le  | vel on the CIO5 pin v | when read.    |       |      |  |
| 4          | CIO4       | Card CIO4<br>This bit pro | Card CIO4 This bit provides the actual level on the CIO4 pin when read.                  |                       |               |       |      |  |
| 3          | CRST3/CC8  | 32                        | Card CRST3 This bit provides the actual level on the CRST3 pin when read.                |                       |               |       |      |  |
|            |            |                           |  |                       |               |       |      |  |

Reset value = reset value depends on hardware configuration

This bit provides the actual level on the CIO3 pin when read.

This bit provides the actual level on the CRST2 pin when read.

This bit provides the actual level on the CIO2 pin when read.

Card CIO3

Card CIO2

CIO3/CC42

CRST2

CIO2

2

0

Table 41. ITDIS ()

| 7          | 6          | 5             | 4  | 3                   | 2   | 1                      | 0      |  |
|------------|------------|---------------|--|---------------------|---|------------------------|--------|--|
| IODIS5     | IODIS4     | IODIS3        | IODIS2   | ITDIS5              | ITDIS4  | ITDIS3                 | ITDIS2 |  |
| Bit Number | Bit Mnemon | ic Descriptio | n  |                     |   |                        |        |  |
| 7          | IODIS5     | Clear this b  | to drive CIO5 pin a<br>bit to drive the CIO5   | pin connected to in | D5. puts according to IO 5 outputs CARDIO5                          |                        |        |  |
| 6          | IODIS4     | Clear this b  | to drive CIO4 pin a<br>oit to drive the CIO4   | pin connected to in | 04. puts according to IO 4 outputs CARDIO4                          |                        |        |  |
| 5          | IODIS3     | Clear this b  | to drive CIO3 pin a  | pin connected to in | 03. puts according to IO 3 outputs CARDIO3 v                        |                        |        |  |
| 4          | IODIS2     | Clear this b  | to drive the CIO2, Coit to drive the CIO2  | , CC42 and CC82 p   | cording to CARDIO2<br>ins connected to input<br>2 outputs CARDIO2 v | uts according to IO_   |        |  |
| 3          | ITDIS5     | Set this bit  | sable of Smart Can<br>to disable interrupts<br>oit to allow interrupts   | from the interface  | 5 (the flags are set b  | ut INT pin is not driv | ven).  |  |
| 2          | ITDIS4     | Set this bit  | sable of Smart Can<br>to disable interrupts<br>it to allow interrupts  | from the interface  | 4(the flags are set bu  | ıt INT pin is not driv | en).   |  |
| 1          | ITDIS3     | Set this bit  | Interrupt Disable of Smart Card Interface 3 Set this bit to disable interrupts from the interface 3 (the flags are set but INT pin is not driven). Clear this bit to allow interrupts. |                     |   |                        |        |  |
| 0          | ITDIS2     | Set this bit  | sable of Smart Can<br>to disable interrupts<br>oit to allow interrupts   | from the interface  | 2(the flags are set bu  | ıt INT pin is not driv | en).   |  |

Reset value = 0x 1111 0010





Table 42. DCDCB (Config Interface B Byte 2)

 7
 6
 5
 4
 3
 2
 1
 0

 SHUTDOWNB
 VDCB\_INT
 VDCB\_OK
 0
 ICCADJB
 STEPREGB
 VDCB1
 VDCB0

|            | <u> </u>     |  |
|------------|--------------|--|
| Bit Number | Bit Mnemonic | Description  |
| 7          | SHUTDOWNB    | Shutdown DCDCB Set this bit to reduce the power consumption. An automatic de-activation sequence will be done. Clear this bit to enable VDCB. The reset value is 0.  |
| 6          | VDCB_INT     | DC/DC B voltage interrupt This bit is set when VCARD_OKB bit is set. This bit is cleared when read by the micro controller. The reset value is 0.  |
| 5          | VDCB_OK      | DC/DC B Voltage Status This bit is set by the DCDC when the output voltage remains within the voltage range specified by VDCB[1:0 bits. It is recommended to wait for this bit to be set before activating a card at the corresponding voltage. It is cleared otherwise. The reset value is 0.   |
| 4          | 0            | This bit must be always at 0.  |
| 3          | ICCADJB      | Cl <sub>CC</sub> overflow adjust This bit controls the DC/DCB sensitivity to any overflow current. Set this bit to decrease the DC/DCB sensitivity (Cl <sub>CC_ovf</sub> is increased by about 20%). Clear this bit to have a normal configuration. The reset value is 0.  |
| 2          | STEPREGB     | DC/DC B Step-up Regulator Mode Set this bit to permanently disable the step-up converter (CVCC is stable only if VCC is sufficiently higher than CVCC). This bit must always be set if no external self is used. Clear this bit to enable the automatic step-up converter (CVCC is stable even if VCC is not higher than CVCC). The reset value is 0.  |
| 1-0        | VDCB[1:0]    | DC/DC B Voltage Selection  VDCB[1:0] = 00: 0V  VDCB[1:0] = 01: 2.2V (for Class C)  VDCB[1:0] = 10: 3.2V (for Class B and C)  VDCB[1:0] = 11: 5.2V (for Class B and C)  No card deactivation is performed when the voltage is changed. The voltage must be set higher than the voltage of all the active cards. If a Class A card is deactivated and the remaining cards are in Class B or C, VDCB can be reduced to 3.2V to reduce power consumption. If a Class B card is deactivated and the remaining cards are in Class C, VDCB can be reduced to 2.2V to reduce power consumption. It is not reset when cards are deactivated. It must be cleared by the micro controller to stop DC/DC B (e.g. to reduce power consumption).  The reset value is 00. |

Reset value = 0x 0000 0000

Table 43. LDO

| 7        | 6      | 5          |       | 4                      | 3                    | 2                       | 1     | 0 |  |
|----------|--------|------------|-------|------------------------|----------------------|-------------------------|-------|---|--|
| IPLUS5   | IPLUS4 | IPLUS3     |       | IPLUS2                 | 1                    | 1                       | 1     | 1 |  |
| Bit Numb | er Bi  | t Mnemonic | Des   | Description            |                      |                         |       |   |  |
| 7        |        | IPLUS5     | If se | et, this bit increases | the startup and over | flow current of LDO5 (- | +60%) |   |  |
| 6        |        | IPLUS4     | If se | et, this bit increases | the startup and over | flow current of LDO4 (  | +60%) |   |  |
| 5        |        | IPLUS3     | If se | et, this bit increases | the startup and over | flow current of LDO3 (- | +60%) |   |  |
| 4        |        | IPLUS2     | If se | et, this bit increases | the startup and over | flow current of LDO2 (  | +60%) |   |  |
| 3        |        | 1          | Do    | not clear this bit.    |                      |                         |       |   |  |
| 2        |        | 1          | Do    | Do not clear this bit. |                      |                         |       |   |  |
| 1        |        | 1          | Do    | Do not clear this bit. |                      |                         |       |   |  |
| 0        |        | 1          | Do    | Do not clear this bit. |                      |                         |       |   |  |

Reset value = 0x 0000 1111





Table 44. SLEW\_CTRL\_1(Slew control for SC1 and SC2)

| 7             | 6             | 5            | 4   | 3   | 2     | 1             | 0   |
|---------------|---------------|--------------|-----|-----|-------|---------------|-----|
| CCLK2_SLEW_CT | CCLK2_SLEW_CT | CIO2_SLEW_CT |     |     |       | CIO1_SLEW_CTR |     |
| RL1           | RL0           | RL1          | RL0 | RL1 | LO LO | L1            | RL0 |

| Bit Number | Bit Mnemonic         | Description   |
|------------|----------------------|---|
| 7-6        | CCLK2_SLEW_CTRL[1-0] | 0 0: Mode 1 (optimum for CVCC2=5V) 0 1: Mode 2 (optimum for CVCC2=3V) 1 0: Mode 3 (optimum for CVCC2=1.8V) 1 1: Automatic mode The reset value is 11. |
| 5-4        | CIO2_SLEW_CTRL[1-0]  | 0 0: Mode 1 (optimum for CVCC2=5V) 0 1: Mode 2 (optimum for CVCC2=3V) 1 0: Mode 3 (optimum for CVCC2=1.8V) 1 1: Automatic mode The reset value is 11. |
| 3-2        | CCLK1_SLEW_CTRL[1-0] | 0 0: Mode 1 (optimum for CVCC1=5V) 0 1: Mode 2 (optimum for CVCC1=3V) 1 0: Mode 3 (optimum for CVCC1=1.8V) 1 1: Automatic mode The reset value is 11. |
| 1-0        | CIO1_SLEW_CTRL[1-0]  | 0 0: Mode 1 (optimum for CVCC1=5V) 0 1: Mode 2 (optimum for CVCC1=3V) 1 0: Mode 3 (optimum for CVCC1=1.8V) 1 1: Automatic mode The reset value is 11. |

Reset value = 0x 1111 1111

Table 45. SLEW\_CTRL\_2 (Slew control for SC3 and SC4)

 7
 6
 5
 4
 3
 2
 1
 0

 CCLK4\_SLEW\_CTR L1
 CCLK4\_SLEW\_CT RL0
 CIO4\_SLEW\_CT RL0
 CCLK3\_SLEW\_CTR L1
 CCLK3\_SLEW\_CTR L1
 CIO3\_SLEW\_CTR L0
 CIO3\_SLEW\_CTR L1
 CIO3\_SLEW\_CTR L2
 CIO3\_SLEW\_CTR L2
 CIO3\_SLEW\_CTR L3
 CIO3\_SLEW\_CT

| Bit Number | Bit Mnemonic         | Description   |
|------------|----------------------|---|
| 7-6        | CCLK4_SLEW_CTRL[1-0] | 0 0: Mode 1 (optimum for CVCC4=5V) 0 1: Mode 2 (optimum for CVCC4=3V) 1 0: Mode 3 (optimum for CVCC4=1.8V) 1 1: Automatic mode The reset value is 11. |
| 5-4        | CIO4_SLEW_CTRL[1-0]  | 0 0: Mode 1 (optimum for CVCC4=5V) 0 1: Mode 2 (optimum for CVCC4=3V) 1 0: Mode 3 (optimum for CVCC4=1.8V) 1 1: Automatic mode The reset value is 11. |
| 3-2        | CCLK3_SLEW_CTRL[1-0] | 0 0: Mode 1 (optimum for CVCC3=5V) 0 1: Mode 2 (optimum for CVCC3=3V) 1 0: Mode 3 (optimum for CVCC3=1.8V) 1 1: Automatic mode The reset value is 11. |
| 1-0        | CIO3_SLEW_CTRL[1-0]  | 0 0: Mode 1 (optimum for CVCC3=5V) 0 1: Mode 2 (optimum for CVCC3=3V) 1 0: Mode 3 (optimum for CVCC3=1.8V) 1 1: Automatic mode The reset value is 11. |

Reset value = 0x 1111 1111





Table 46. SLEW\_CTRL\_3 (Slew control for SC5)

| 7 | 6 | 5 | 4 | 3                    | 2                    | 1                   | 0                   |
|---|---|---|---|----------------------|----------------------|---------------------|---------------------|
| х | х | x | х | CCLK5_SLEW_CTR<br>L1 | CCLK5_SLEW_CTR<br>L0 | CIO5_SLEW_CTR<br>L1 | CIO5_SLEW_CT<br>RL0 |

| Bit Number | Bit Mnemonic         | Description   |
|------------|----------------------|---|
| 7-4        | х                    |   |
| 3-2        | CCLK5_SLEW_CTRL[1-0] | 0 0: Mode 1 (optimum for CVCC5=5V) 0 1: Mode 2 (optimum for CVCC5=3V) 1 0: Mode 3 (optimum for CVCC5=1.8V) 1 1: Automatic mode The reset value is 11. |
| 1-0        | CIO5_SLEW_CTRL[1-0]  | 0 0: Mode 1 (optimum for CVCC5=5V) 0 1: Mode 2 (optimum for CVCC5=3V) 1 0: Mode 3 (optimum for CVCC5=1.8V) 1 1: Automatic mode The reset value is 11. |

Reset value = 0x XXXX 1111

# **Electrical Characteristics**

# Absolute Maximum Ratings \*

| Ambient Temperature Under Bias: 40°C to 85°C            |
|---|
| Storage Temperature:65°C to +150°C                      |
| Voltage on VCC:V <sub>SS</sub> -0.5V to +6.0V           |
| Voltage on SCIB pins (***): CVSS -0.5V to CVCC + 0.5V   |
| Voltage on host interface pins:VSS -0.5V to EVCC + 0.5V |
| Voltage on other pins: VSS -0.5V to VCC + 0.5V          |
| Max Power Dissipation:350mW                             |
| Thermal resistor of QFN package (**)24°C/W              |
| Thermal resistor of VQFP package67°C/W                  |

\*NOTICE:

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. Power Dissipation value is based on the maximum allowable die temperature and the thermal resistance of the package.

(\*\*) Exposed die attached pad must be soldered to ground

Thermal resistor is measured on multi-layer PCB with 0 m/s air flow.

(\*\*\*) including shortages between any groups of smart card pins.

#### AC/DC Parameters

EVCC connected to host power supply: from 2.5V to 5.5V.

 $T_A = -40$ °C to +85°C;  $V_{SS} = 0V$ ;  $V_{CC} = 3V$  to 5.5V.

CLASS A (5V) for smart card 1, 2, 3, 4, 5 supplied with CVCC (+/- 8%)

CLASS B (3V)for smart card 1, 2, 3, 4, 5 supplied with CVCC (+/- 8%)

CLASS C (1.8V) for smart card 1, 2, 3, 4, 5 supplied with CVCC (+/- 8%)

Table 47. Core (VCC)

| Symbol                     | Parameter                       | Min   | Тур  | Max  | Unit | Test Conditions  |
|----------------------------|---------------------------------|-------|------|------|------|--|
| V <sub>PFDP</sub>          | Power fail high level threshold | 2.46  | 2.59 | 2.71 | V    |  |
| V <sub>PFDM</sub>          | Power fail low level threshold  | 2.26  | 2.40 | 2.56 | V    |  |
| Hysteresis                 | Delta between (VPFDP - VPFDM)   | 100   | 190  | 300  | mV   |  |
| t <sub>rise</sub>          | VCC rise time                   | 1us   |      | 10s  | μs   |  |
| t <sub>fall</sub>          | VCC fall time                   | 100us |      | 10s  |      |  |
| I <sub>cc</sub> operating  | Operating current               |       | 15   |      | mA   | DCDCA, DCDCB and<br>LDOs on<br>with load= 0 mA<br>VCC = 5.5V |
| I <sub>cc power down</sub> | Power down current              |       | 30   |      | μА   | SHUTDOWNA bit = 1<br>SHUTDOWNB bit = 1<br>VCC = 5.5V         |





Table 48. Host Interface (IO1, IO2, AUX1, AUX2, CLK, A2/CK, A1/RST, INT)

| Symbol          | Parameter           | Min        | Тур | Max | Unit | Test Conditions          |
|-----------------|---------------------|------------|-----|-----|------|--------------------------|
| V <sub>IL</sub> | Input Low-voltage   |            |     | 0.8 | ٧    |                          |
| V <sub>IH</sub> | Input High Voltage  | 2.2        |     |     | ٧    |                          |
| V <sub>OL</sub> | Output low voltage  |            |     | 0.3 | ٧    | I <sub>OL</sub> = -500μA |
| V <sub>OH</sub> | Output High Voltage | VCC - 0.7V |     |     | ٧    | I <sub>OH</sub> = +30μA  |

# Table 49. Host Interface (SCL, SDA, RESET)

| Symbol          | Parameter          | Min | Тур | Max | Unit | Test Conditions        |
|-----------------|--------------------|-----|-----|-----|------|------------------------|
| V <sub>IL</sub> | Input Low-voltage  |     |     | 0.8 | ٧    |                        |
| V <sub>IH</sub> | Input High Voltage | 2.2 |     |     | ٧    |                        |
| V <sub>OL</sub> | Output low voltage |     |     | 0.3 | ٧    | I <sub>OL</sub> = -3mA |

# Table 50. Smart Card 1 Class A, 5V (CVCC1)

| Symbol                | Parameter  | Min | Тур  | Max  | Unit | Test Conditions   |
|-----------------------|--|-----|------|------|------|---|
| cvcc                  | Smart card voltage   | 4.6 | 5    | 5.4  | ٧    | Load = 60mA<br>VCC = 3V to 5.5V if STEPREG = 0<br>VCC > 5.3V if STEPREG = 1 |
| Cl <sub>cc</sub> _ovf | Card Supply Current Overflow:<br>ICCADJA = 0 (reset value) | 70  | 120  | 200  | mA   |   |
|                       | Ripple on CVCC   |     | 70   | 200  | mV   | With low ESR capacitance (0.1 Ohms max)                                     |
|                       | Spikes on CVCC   |     | 0.5  |      | ٧    |   |
| Vcardok up            | Vcardok high level threshold                               |     | 5    |      | ٧    |   |
| Vcardok down          | Vcardok low level threshold                                |     | 4.65 |      | ٧    |   |
| T <sub>VHL</sub>      | CVCC valid to 0.4V   |     | 100  | 500  | μs   | C <sub>L</sub> =10μF  |
| T <sub>VLH</sub>      | CVCC 0 to valid  |     | 1000 | 4000 | μs   | C <sub>L</sub> = 10μF   |

Table 51. Smart Card 1 Class B, 3V (CVCC1)

| Symbol | Parameter          | Min  | Тур | Max  | Unit | Test Conditions   |
|--------|--------------------|------|-----|------|------|---|
| cvcc   | Smart card voltage | 2.76 |     | 3.24 | v    | Load = 60mA  VCC = 3V to 5.5V if STEPREG = 0  VCC > 3.3V if STEPREG = 1 |

66 AT83C26

Table 51. Smart Card 1 Class B, 3V (CVCC1) (Continued)

| Symbol                | Parameter  | Min | Тур  | Max  | Unit | Test Conditions                         |
|-----------------------|--|-----|------|------|------|---|
| Cl <sub>CC</sub> _ovf | Card Supply Current Overflow:<br>ICCADJA = 0 (reset value) | 70  | 115  | 200  | mA   |   |
|                       | Ripple on CVCC   |     | 60   | 200  | mV   | With low ESR capacitance (0.1 Ohms max) |
|                       | Spikes on CVCC   |     | 0.4  |      | ٧    |   |
| Vcardok up            | Vcardok high level threshold                               |     | 3    |      | ٧    |   |
| Vcardok<br>down       | Vcardok low level threshold                                |     | 2.82 |      | v    |   |
| T <sub>VHL</sub>      | CVCC valid to 0.4V   |     | 100  | 400  | μs   | C <sub>L</sub> =10μF                    |
| T <sub>VLH</sub>      | CVCC 0 to valid  |     | 300  | 2000 | μs   | C <sub>L</sub> = 10μF                   |

Table 52. Smart Card 1 Class C, 1.8V (CVCC1)

| Symbol                | Parameter  | Min   | Тур  | Max   | Unit | Test Conditions       |
|-----------------------|--|-------|------|-------|------|-----------------------|
| CVCC                  | Smart card voltage   | 1.656 |      | 1.944 | ٧    | Load = 35mA           |
| Cl <sub>CC</sub> _ovf | Card Supply Current Overflow:<br>ICCADJA = 0 (reset value) | 50    | 90   | 150   | mA   |                       |
|                       | Ripple on CVCC   |       | 20   | 200   | mV   |                       |
|                       | Spikes on CVCC   |       | 0.05 |       | ٧    |                       |
| Vcardok up            | Vcardok high level threshold                               |       | 1.8  |       | ٧    |                       |
| Vcardok<br>down       | Vcardok low level threshold                                |       | 1.69 |       | v    |                       |
| T <sub>VHL</sub>      | CVCC valid to 0.4V   | 30    | 80   | 400   | μs   | C <sub>L</sub> =10μF  |
| T <sub>VLH</sub>      | CVCC 0 to valid  |       | 220  | 2000  | μs   | C <sub>L</sub> = 10μF |

Table 53. Smart Card 2 Class A, 5V (CVCC2)

| Symbol                | Parameter  | Min | Тур  | Max | Unit | Test Conditions       |
|-----------------------|--|-----|------|-----|------|-----------------------|
| CVCC                  | Smart card voltage   | 4.6 | 5    | 5.4 | ٧    | Load = 60mA           |
| Cl <sub>cc</sub> _ovf | Card Supply Current Overflow:<br>ICCADJB = 0 (reset value) | 70  | 120  | 200 | mA   |                       |
|                       | Ripple on CVCC   |     | 30   | 200 | mV   |                       |
|                       | Spikes on CVCC   |     |      |     | ٧    |                       |
| Vcardok up            | Vcardok high level threshold                               |     | 5    |     | ٧    |                       |
| Vcardok down          | Vcardok low level threshold                                |     | 4.65 |     | ٧    |                       |
| T <sub>VHL</sub>      | CVCC valid to 0.4V   |     | 150  | 500 | μs   | C <sub>L</sub> =2.2μF |



67



Table 53. Smart Card 2 Class A, 5V (CVCC2) (Continued)

| Symbol           | Parameter       | Min | Тур | Max  | Unit | Test Conditions        |
|------------------|-----------------|-----|-----|------|------|------------------------|
| T <sub>VLH</sub> | CVCC 0 to valid |     | 200 | 2000 | μs   | C <sub>L</sub> = 2.2μF |

#### Table 54. Smart Card 2 Class B, 3V (CVCC2)

| Symbol                | Parameter  | Min  | Тур | Max  | Unit  | Test Conditions        |
|-----------------------|--|------|-----|------|-------|------------------------|
| Symbol                | raiailletei  | MIII | ıyp | WIGA | Oilit | rest Conditions        |
| CVCC                  | Smart card voltage   | 2.76 | 3   | 3.24 | V     | Load = 60mA            |
| Cl <sub>cc</sub> _ovf | Card Supply Current Overflow:<br>ICCADJB = 0 (reset value) | 70   | 120 | 200  | mA    |                        |
|                       | Ripple on CVCC   |      | 30  | 200  | mV    |                        |
|                       | Spikes on CVCC   |      |     |      | ٧     |                        |
| Vcardok up            | Vcardok high level threshold                               |      | 3   |      | V     |                        |
| Vcardok<br>down       | Vcardok low level threshold                                |      | 2.8 |      | v     |                        |
| T <sub>VHL</sub>      | CVCC valid to 0.4V   |      | 100 | 500  | μs    | C <sub>L</sub> =2.2μF  |
| $T_VLH$               | CVCC 0 to valid  |      | 100 | 1000 | μs    | C <sub>L</sub> = 2.2μF |

# Table 55. Smart Card 2 Class C, 1.8V (CVCC2)

| Symbol                | Parameter  | Min   | Тур  | Max   | Unit | Test Conditions        |
|-----------------------|--|-------|------|-------|------|------------------------|
| CVCC                  | Smart card voltage   | 1.656 | 1.8  | 1.944 | V    | Load = 35mA            |
| Cl <sub>cc</sub> _ovf | Card Supply Current Overflow:<br>ICCADJB = 0 (reset value) | 70    | 120  | 200   | mA   |                        |
|                       | Ripple on CVCC   |       | 30   | 200   | mV   |                        |
|                       | Spikes on CVCC   |       |      |       | V    |                        |
| Vcardok up            | Vcardok high level threshold                               |       | 1.8  |       | V    |                        |
| Vcardok<br>down       | Vcardok low level threshold                                |       | 1.69 |       | v    |                        |
| T <sub>VHL</sub>      | CVCC valid to 0.4V   |       | 70   | 500   | μs   | C <sub>L</sub> =2.2μF  |
| T <sub>VLH</sub>      | CVCC 0 to valid  |       | 80   | 1000  | μs   | C <sub>L</sub> = 2.2μF |

Table 56. Smart Card 3, 4, 5 Class A, 5V (CVCC3, CVCC4, CVCC5)

| Symbol                | Parameter  | Min | Тур | Max | Unit | Test Conditions |
|-----------------------|--|-----|-----|-----|------|-----------------|
| cvcc                  | Smart card voltage   | 4.6 | 5   | 5.4 | ٧    | Load = 30mA     |
| Cl <sub>CC</sub> _ovf | Card Supply Current Overflow:<br>ICCADJB = 0 (reset value) | 70  | 120 | 200 | mA   |                 |

68 AT83C26

Table 56. Smart Card 3, 4, 5 Class A, 5V (CVCC3, CVCC4, CVCC5) (Continued)

| Symbol           | Parameter                    | Min | Тур  | Max  | Unit | Test Conditions        |
|------------------|------------------------------|-----|------|------|------|------------------------|
|                  | Ripple on CVCC               |     | 30   | 200  | mV   |                        |
|                  | Spikes on CVCC               |     |      |      | v    |                        |
| Vcardok up       | Vcardok high level threshold |     | 5    |      | ٧    |                        |
| Vcardok down     | Vcardok low level threshold  |     | 4.65 |      | v    |                        |
| T <sub>VHL</sub> | CVCC valid to 0.4V           |     | 50   | 500  | μs   | C <sub>L</sub> =470nF  |
| T <sub>VLH</sub> | CVCC 0 to valid              |     | 200  | 2000 | μs   | C <sub>L</sub> = 470nF |

# Table 57. Smart Card 3, 4, 5 Class B, 3V (CVCC3, CVCC4, CVCC5)

| Symbol                | Parameter  | Min  | Тур | Max  | Unit | Test Conditions        |
|-----------------------|--|------|-----|------|------|------------------------|
| cvcc                  | Smart card voltage   | 2.76 | 3   | 3.24 | ٧    | Load = 30mA            |
| Cl <sub>CC</sub> _ovf | Card Supply Current Overflow:<br>ICCADJB = 0 (reset value) | 70   | 120 | 200  | mA   |                        |
|                       | Ripple on CVCC   |      | 30  | 200  | mV   |                        |
|                       | Spikes on CVCC   |      |     |      | ٧    |                        |
| Vcardok up            | Vcardok high level threshold                               |      | 3   |      | ٧    |                        |
| Vcardok<br>down       | Vcardok low level threshold                                |      | 2.8 |      | v    |                        |
| T <sub>VHL</sub>      | CVCC valid to 0.4V   |      | 40  | 500  | μs   | C <sub>L</sub> =470nF  |
| T <sub>VLH</sub>      | CVCC 0 to valid  |      | 100 | 2000 | μs   | C <sub>L</sub> = 470nF |

Table 58. Smart Card 3, 4, 5 Class C, 1.8V (CVCC3, CVCC4, CVCC5)

| Symbol               | Parameter  | Min   | Тур  | Max   | Unit | Test Conditions        |
|----------------------|--|-------|------|-------|------|------------------------|
| CVCC                 | Smart card voltage   | 1.656 | 1.8  | 1.944 | ٧    | Load = 15mA            |
| Cl <sub>CC</sub> ovf | Card Supply Current Overflow:<br>ICCADJB = 0 (reset value) | 70    | 120  | 200   | mA   |                        |
|                      | Ripple on CVCC   |       | 30   | 200   | mV   |                        |
|                      | Spikes on CVCC   |       |      |       | ٧    |                        |
| Vcardok up           | Vcardok high level threshold                               |       | 1.8  |       | V    |                        |
| Vcardok<br>down      | Vcardok low level threshold                                |       | 1.69 |       | v    |                        |
| T <sub>VHL</sub>     | CVCC valid to 0.4V   |       | 30   | 500   | μs   | C <sub>L</sub> =470nF  |
| T <sub>VLH</sub>     | CVCC 0 to valid  |       | 100  | 2000  | μs   | C <sub>L</sub> = 470nF |





Table 59. Smart Card 1, 2, 3, 4, 5 Clock (CCLK1, CCLK2, CCLK3, CCLK4, CCLK5)

| Symbol          | Parameter   | Min                     | Тур | Max               | Unit | Test Conditions   |
|-----------------|---|-------------------------|-----|-------------------|------|---|
| V <sub>OL</sub> | Output low voltage  |                         |     | 0.3               | v    | Class A: I <sub>OL</sub> = -200μA<br>Class B: I <sub>OL</sub> = -200μA<br>Class C: I <sub>OL</sub> = -200μA |
| V <sub>OH</sub> | Output High Voltage   | 0.8 CVCC                |     |                   | v    | Class A: I <sub>OH</sub> = 200μA<br>Class B: I <sub>OH</sub> = 200μA<br>Class C: I <sub>OH</sub> = 200μA    |
| t <sub>R</sub>  | Rise time   |                         |     | 16                | ns   | C <sub>L</sub> = 30pF Class A<br>C <sub>L</sub> = 30pF Class B<br>C <sub>L</sub> = 30pF Class C             |
| t <sub>F</sub>  | Fall time   |                         |     | 16                | ns   | C <sub>L</sub> = 30pF Class A<br>C <sub>L</sub> = 30pF Class B<br>C <sub>L</sub> = 30pF Class C             |
|                 | Low level voltage stability (taking into account PCB design)  | -0.25<br>-0.25<br>-0.25 |     | 0.6<br>0.4<br>0.4 | v    | Class A<br>Class B<br>Class C   |
|                 | High level voltage stability (taking into account PCB design) | CVCC-0.5                |     | CVCC+0.25         | v    | CVCC= Class A, Class B or Class C   |
| CCLK            | Smart card clock frequency                                    |                         |     | 24                | MHz  |   |

Table 60. Smart Card n I/Os (CIOn, CC4n, CC8n, CRSTn) (n =1, 2, 3, 4, 5)

| Symbol          | Parameter   | Min                     | Тур | Max               | Unit | Test Conditions   |
|-----------------|---|-------------------------|-----|-------------------|------|---|
| V <sub>IL</sub> | Input Low-voltage   | -0.5                    |     | 0.15 CVCC         | ٧    |   |
| V <sub>IH</sub> | Input High Voltage  | 0.7 CVCC                |     | CVCC + 0.5        | ٧    |   |
| V <sub>OL</sub> | Output Low-voltage  |                         |     | 0.3               | ٧    | I <sub>OL</sub> = -1mA  |
| V <sub>OH</sub> | Output High Voltage   | 0.8 CVCC                |     |                   | V    | Class A: I <sub>OH</sub> = 20μA<br>Class B: I <sub>OH</sub> = 20μA<br>Class C: I <sub>OH</sub> = 20μA |
| I <sub>IL</sub> | Input Low Current   |                         |     | 500               | μΑ   |   |
| I <sub>IH</sub> | Input High Current  | -20                     |     | +20               | μA   |   |
| los             | Output Short Circuit Current                                  | -15                     |     | +15               | mA   | Short to GND or CVCC  |
|                 | Low level voltage stability (taking into account PCB design)  | -0.25<br>-0.25<br>-0.25 |     | 0.6<br>0.4<br>0.4 | V    | Class A<br>Class B<br>Class C   |
|                 | High level voltage stability (taking into account PCB design) | CVCC-0.5                |     | CVCC+0.25         | ٧    | CVCC= Class A, Class B or Class C   |
| t <sub>R</sub>  | Rise time   |                         |     | 100               | μѕ   | C <sub>L</sub> = 30pF Class A C <sub>L</sub> = 30pF Class B C <sub>L</sub> = 30pF Class C             |

Table 60. Smart Card n I/Os (CIOn, CC4n, CC8n, CRSTn) (n =1, 2, 3, 4, 5) (Continued)

| Symbol         | Parameter | Min | Тур | Max | Unit | Test Conditions   |
|----------------|-----------|-----|-----|-----|------|---|
| t <sub>F</sub> | Fall time |     |     | 100 | μs   | C <sub>L</sub> = 30pF Class A<br>C <sub>L</sub> = 30pF Class B<br>C <sub>L</sub> = 30pF Class C |

# Table 61. Card Presence (CPRES1, CPRES2)

| Symbol              | Parameter                          | Min | Тур | Max | Unit | Test Conditions                                   |
|---------------------|------------------------------------|-----|-----|-----|------|---|
| I <sub>OL1</sub>    | CPRES1 weak pull-up output current | 3   | 10  | 25  | μА   | Short to VSS PULLUP1 = 1: Internal pull-up active |
| R <sub>CPRES2</sub> | CPRES2 weak pull-up output current | 3   | 10  | 25  | μА   | Short to VSS PULLUP2 = 1: Internal pull-up active |

#### Table 62. DCDCB

| Symbol           | Parameter                   | Min | Тур  | Max  | Unit | Test Conditions |
|------------------|-----------------------------|-----|------|------|------|-----------------|
|                  |                             | 4.9 | 5.3  |      |      | Load = 70mA     |
| CVCCB            | DCDCB output voltage        | 3   | 3.35 |      | V    | Load = 40mA     |
|                  |                             | 2   | 2.4  |      |      | Load = 10mA     |
|                  | Ripple on CVCCB             |     |      | 200  | mV   |                 |
|                  |                             |     | 5.3  |      |      | Class A         |
| Vcardok up       | Vdcbok high level threshold |     | 3.35 |      | V    | Class B         |
|                  |                             |     | 2.4  |      |      | Class C         |
| \                |                             |     | 4.9  |      |      | Class A         |
| Vcardok<br>down  | Vdcbok low level threshold  |     | 3.1  |      | V    | Class B         |
| down             |                             |     | 2.1  |      |      | Class C         |
| T <sub>VHL</sub> | VDCB valid to 0             |     | 100  | 500  | μѕ   |                 |
| T <sub>VLH</sub> | VDCB 0 to valid             |     | 1000 | 4000 | μs   |                 |

**Table 63.** Slew rate on CIOn with CVCCn= 5V (n=1, 2, 3, 4, 5), Mode 1

| Symbol           | Parameter  | Min | Тур | Max | Unit | Test Conditions |
|------------------|--|-----|-----|-----|------|-----------------|
| t <sub>R/F</sub> | Rise time/ Fall time with CIOn_SLEW_CTRL[1-0] = 00 (5V) or CIOn_SLEW_CTRL[1-0] = 11(mode auto) |     | 12  |     | ns   |                 |
| t <sub>R</sub>   | Rise time with CIOn_SLEW_CTRL[1-0] = 01 (3V)   |     | 7   |     | ns   |                 |
| t <sub>R</sub>   | Rise time<br>with ClOn_SLEW_CTRL[1-0] = 10 (1.8V)  |     | 2.7 |     | ns   |                 |



71



# Table 64. Slew rate on CIOn with CVCCn= 3V (n=1, 2, 3, 4, 5), Mode 2

| Symbol           | Parameter  | Min | Тур | Max | Unit | Test Conditions |
|------------------|--|-----|-----|-----|------|-----------------|
| t <sub>R/F</sub> | Rise time/ Fall time with CIOn_SLEW_CTRL[1-0] = 01 (3V) or CIOn_SLEW_CTRL[1-0] = 11(mode auto) |     | 9   |     | ns   |                 |
| t <sub>R</sub>   | Rise time with CIOn_SLEW_CTRL[1-0] = 10 (1.8V)   |     | 4   |     | ns   |                 |

# Table 65. Slew rate on CIOn with CVCCn= 1.8V (n=1, 2, 3, 4, 5), Mode 3

| Symbol           | Parameter  | Min | Тур | Max | Unit | Test Conditions |
|------------------|--|-----|-----|-----|------|-----------------|
| t <sub>R/F</sub> | Rise time/ Fall time<br>with CIOn_SLEW_CTRL[1-0] = 10 (1.8V)<br>or CIOn_SLEW_CTRL[1-0] = 11(mode auto) |     | 8.5 |     | ns   |                 |

#### Table 66. Slew rate on CCLKn with CVCCn= 5V (n=1, 2, 3, 4, 5), Mode 1

| Symbol           | Parameter  | Min | Тур | Max | Unit | Test Conditions |
|------------------|--|-----|-----|-----|------|-----------------|
| t <sub>R/F</sub> | Rise time/ Fall time with CCLKn_SLEW_CTRL[1-0] = 00 (5V) or CCLKn_SLEW_CTRL[1-0] = 11(mode auto) |     | 12  |     | ns   |                 |
| t <sub>R/F</sub> | Rise time/ Fall time<br>with CCLKn_SLEW_CTRL[1-0] = 01 (3V)                                      |     | 7   |     | ns   |                 |
| t <sub>R/F</sub> | Rise time/ Fall time<br>with CCLKn_SLEW_CTRL[1-0] = 10 (1.8V)                                    |     | 2.7 |     | ns   |                 |

#### Table 67. Slew rate on CCLKn with CVCCn= 3V (n=1, 2, 3, 4, 5), Mode 2

| Symbol           | Parameter  | Min | Тур | Max | Unit | Test Conditions |
|------------------|--|-----|-----|-----|------|-----------------|
| t <sub>R/F</sub> | Rise time/ Fall time with CCLKn_SLEW_CTRL[1-0] = 01 (3V) or CCLKn_SLEW_CTRL[1-0] = 11(mode auto) |     | 9   |     | ns   |                 |
| t <sub>R/F</sub> | Rise time/ Fall time<br>with CCLKn_SLEW_CTRL[1-0] = 10 (1.8V)                                    |     | 4   |     | ns   |                 |


# Table 68. Slew rate on CCLKn with CVCCn= 1.8V (n=1, 2, 3, 4, 5), Mode 3

| Symbol         | Parameter  | Min | Тур | Max | Unit | Test Conditions |
|----------------|--|-----|-----|-----|------|-----------------|
| t <sub>R</sub> | Rise time/ Fall time with CCLKn_SLEW_CTRL[1-0] = 10 (1.8V) or CCLKn_SLEW_CTRL[1-0] = 11(mode auto) |     | 8.5 |     | ns   |                 |

72 AT83C26

7511B-SCR-10/05

# **Typical Application**







# Ordering Information

| Part Number   | Supply Voltage | Temperature Range | Package | Packing   |
|---------------|----------------|-------------------|---------|-----------|
| AT83C26-PLTUL | 3V to 5.5V     | Industrial        | MLF48   | Tray      |
| AT83C26-PLRUL | 3V to 5.5V     | Industrial        | MLF48   | Tape&Reel |
| AT83C26-RKTUL | 3V to 5.5V     | Industrial        | VQFP48  | Tray      |
| AT83C26-RKRUL | 3V to 5.5V     | Industrial        | VQFP48  | Tape&Reel |


# Samples

| Part Number   | Supply Voltage Tempera |      | Package | Packing |
|---------------|------------------------|------|---------|---------|
| AT83C26-PLTEL | 3V to 5.5V             | 25°C | MLF48   | Tray    |
| AT83C26-RKTEL | 3V to 5.5V             | 25°C | VQFP48  | Tray    |

74

# **Package Drawings**

# VQFP48




|    | М     | <br>М | IN        | <br>CH |  |
|----|-------|-------|-----------|--------|--|
|    | Min   | Max   | Min       | Max    |  |
| Α  | _     | 1.60  | _         | .063   |  |
| С  | 0.09  | 0.16  | . 004     | . 006  |  |
| A2 | 1. 35 | 1, 45 | . 053     | . 057  |  |
| D  | 9, 00 | BSC   | . 354 BSC |        |  |
| D1 | 7, 00 | B2C   | . 276 BSC |        |  |
| E  | 9, 00 | BSC   | . 354 BSC |        |  |
| E1 | 7, 00 | B2C   | . 276     | BSC    |  |
| J  | 0.05  | 0.15  | . 002     | . 006  |  |
| L  | 0.45  | 0.75  | . 018     | . 030  |  |
| е  | 0.5   | 0 BSC | . 01      | 97 BSC |  |
| f  | 0.17  | 0. 27 | . 007     | . 011  |  |







# QFN48

# 48 LEADS MI CroLEADFRAME









|        |           | мм            |       |           | I NCH |       |  |
|--------|-----------|---------------|-------|-----------|-------|-------|--|
|        | MIN       | MDN           | MAX   | MIN       | NDM   | MAX   |  |
| Α      | -         | 0, 85         | 0, 90 | -         | . 033 | . 035 |  |
| J      | 0.00      | 0. 01         | 0.05  | . 00D     | . 000 | . 002 |  |
| A1     | 0.20 ref  |               |       | .008 ref  |       |       |  |
| D/E    | 7. 00 BSC |               |       | . 276 BSC |       |       |  |
| D1 /E1 |           | 6. 75         | BZC   | . 266 BSC |       |       |  |
| D2/E2  | 4. 95     | 5. 10         | 5. 25 | . 1 95    | . 201 | . 207 |  |
| N      |           |               | 4     | 8         |       |       |  |
| Р      | 0. 24     | 0. 42         | 0. 60 | . 009     | . 016 | . 024 |  |
| e      | 0.50 BSC  |               |       | .020 BSC  |       |       |  |
| L      | 0. 30     | D. <b>4</b> 0 | 0. 50 | . 012     | . 016 | . 020 |  |
| ko     | 0.18      | 0. 23         | 0. 30 | . 007     | . 009 | . 012 |  |

BOTTOM VIEW

Compliant JEDEC MO-220



#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555

Fax: (41) 26-426-5555

#### Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### **Tapan**

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300

Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123


38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to anyintellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORYWAR-RANTY FOR INCIDENTIAL TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULARPURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUTOF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes norepresentationsor warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifications and product are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for useas components in applications intended to support or sustainlife.

© Atmel Corporation 2005. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, are registered trademarks, and Everywhere You Are<sup>SM</sup> are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



7511B-SCR-10/05