



MOTOROLA
intelligence everywhere™

digitaldna™

MC68HC705C4A
MC68HSC705C4A

Technical Data

M68HC05
Microcontrollers

MC68HC705C4A/D
Rev. 3, 5/2002

WWW.MOTOROLA.COM/SEMICONDUCTORS

MC68HC705C4A

MC68HSC705C4A

Technical Data

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://www.motorola.com/semiconductors/>

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

Revision History

| Date | Revision Level | Description | Page Number(s) |
|-------------|-----------------------|----------------------------------|-----------------------|
| May, 2002 | 3.0 | Corrected World Wide Web address | N/A |

List of Sections

| | |
|--|-----|
| Section 1. General Description | 21 |
| Section 2. Memory | 35 |
| Section 3. Central Processor Unit (CPU) | 43 |
| Section 4. Interrupts | 51 |
| Section 5. Resets | 63 |
| Section 6. Low-Power Modes..... | 67 |
| Section 7. Parallel Input/Output (I/O)..... | 73 |
| Section 8. Capture/Compare Timer | 85 |
| Section 9. EPROM/OTPROM (PROM) | 99 |
| Section 10. Serial Communications Interface (SCI)... | 115 |
| Section 11. Serial Peripheral Interface (SPI)..... | 133 |
| Section 12. Instruction Set | 147 |
| Section 13. Electrical Specifications..... | 165 |
| Section 14. Mechanical Specifications | 185 |
| Section 15. Ordering Information | 189 |
| Appendix A. MC68HSC705C4A | 191 |
| Index..... | 201 |

List of Sections

Table of Contents

Section 1. General Description

| | | |
|--------|--|----|
| 1.1 | Contents | 21 |
| 1.2 | Introduction | 21 |
| 1.3 | Features | 22 |
| 1.4 | Programmable Options | 23 |
| 1.5 | Block Diagram | 24 |
| 1.6 | Pin Assignments | 24 |
| 1.7 | Pin Functions | 29 |
| 1.7.1 | V_{DD} and V_{SS} | 29 |
| 1.7.2 | OSC1 and OSC2 | 29 |
| 1.7.3 | External Reset Pin ($\overline{\text{RESET}}$) | 32 |
| 1.7.4 | External Interrupt Request Pin ($\overline{\text{IRQ}}$) | 32 |
| 1.7.5 | Input Capture Pin (TCAP) | 32 |
| 1.7.6 | Output Compare Pin (TCMP) | 33 |
| 1.7.7 | Port A I/O Pins (PA7–PA0) | 33 |
| 1.7.8 | Port B I/O Pins (PB7–PB0) | 33 |
| 1.7.9 | Port C I/O Pins (PC7–PC0) | 33 |
| 1.7.10 | Port D I/O Pins (PD7 and PD5–PD0) | 33 |

Section 2. Memory

| | | |
|-----|------------------------------|----|
| 2.1 | Contents | 35 |
| 2.2 | Introduction | 35 |
| 2.3 | Memory Map | 35 |
| 2.4 | Input/Output (I/O) | 36 |
| 2.5 | RAM | 36 |

| | | |
|-----|---------------------------|----|
| 2.6 | EPROM/OTPROM (PROM) | 37 |
| 2.7 | Bootloader ROM | 37 |

Section 3. Central Processor Unit (CPU)

| | | |
|-------|-----------------------------------|----|
| 3.1 | Contents | 43 |
| 3.2 | Introduction | 43 |
| 3.3 | CPU Registers | 44 |
| 3.3.1 | Accumulator | 45 |
| 3.3.2 | Index Register | 45 |
| 3.3.3 | Stack Pointer | 46 |
| 3.3.4 | Program Counter | 47 |
| 3.3.5 | Condition Code Register | 48 |
| 3.4 | Arithmetic/Logic Unit (ALU) | 49 |

Section 4. Interrupts

| | | |
|-------|--|----|
| 4.1 | Contents | 51 |
| 4.2 | Introduction | 51 |
| 4.3 | Interrupt Sources | 52 |
| 4.3.1 | Software Interrupt | 52 |
| 4.3.2 | External Interrupt ($\overline{\text{IRQ}}$) | 53 |
| 4.3.3 | Port B Interrupts | 55 |
| 4.3.4 | Capture/Compare Timer Interrupts | 56 |
| 4.3.5 | SCI Interrupts | 58 |
| 4.3.6 | SPI Interrupts | 59 |
| 4.4 | Interrupt Processing | 60 |

Section 5. Resets

| | | |
|-----|--------------------|----|
| 5.1 | Contents | 63 |
| 5.2 | Introduction | 63 |

| | | |
|-------|--|----|
| 5.3 | Reset Sources | 63 |
| 5.3.1 | Power-On Reset (POR) | 64 |
| 5.3.2 | External Reset | 64 |
| 5.3.3 | Computer Operating Properly (COP) Watchdog Reset | 64 |

Section 6. Low-Power Modes

| | | |
|-------|-------------------------------------|----|
| 6.1 | Contents | 67 |
| 6.2 | Introduction | 67 |
| 6.3 | Stop Mode | 67 |
| 6.3.1 | SCI During Stop Mode | 69 |
| 6.3.2 | SPI During Stop Mode | 69 |
| 6.3.3 | COP Watchdog in Stop Mode | 70 |
| 6.4 | Wait Mode | 70 |
| 6.5 | Data-Retention Mode | 72 |

Section 7. Parallel Input/Output (I/O)

| | | |
|-------|------------------------------------|----|
| 7.1 | Contents | 73 |
| 7.2 | Introduction | 73 |
| 7.3 | Port A | 74 |
| 7.3.1 | Port A Data Register | 74 |
| 7.3.2 | Data Direction Register A. | 75 |
| 7.3.3 | Port A Logic | 76 |
| 7.4 | Port B | 77 |
| 7.4.1 | Port B Data Register | 77 |
| 7.4.2 | Data Direction Register B. | 78 |
| 7.4.3 | Port B Logic | 79 |
| 7.5 | Port C | 81 |
| 7.5.1 | Port C Data Register | 81 |
| 7.5.2 | Data Direction Register C. | 82 |
| 7.5.3 | Port C Logic | 83 |
| 7.6 | Port D | 84 |

Section 8. Capture/Compare Timer

| | | |
|-------|-------------------------------------|----|
| 8.1 | Contents | 85 |
| 8.2 | Introduction | 85 |
| 8.3 | Timer Operation | 85 |
| 8.3.1 | Input Capture | 88 |
| 8.3.2 | Output Compare | 89 |
| 8.4 | Timer I/O Registers | 90 |
| 8.4.1 | Timer Control Register | 90 |
| 8.4.2 | Timer Status Register | 92 |
| 8.4.3 | Timer Registers | 93 |
| 8.4.4 | Alternate Timer Registers | 94 |
| 8.4.5 | Input Capture Registers | 95 |
| 8.4.6 | Output Compare Registers | 96 |

Section 9. EPROM/OTPROM (PROM)

| | | |
|-------|---|-----|
| 9.1 | Contents | 99 |
| 9.2 | Introduction | 100 |
| 9.3 | EPROM/OTPROM (PROM) Programming | 100 |
| 9.3.1 | Program Register | 105 |
| 9.3.2 | Preprogramming Steps | 106 |
| 9.4 | PROM Programming Routines | 107 |
| 9.4.1 | Program and Verify PROM | 107 |
| 9.4.2 | Verify PROM Contents | 108 |
| 9.4.3 | Secure PROM | 108 |
| 9.4.4 | Secure PROM and Verify | 109 |
| 9.4.5 | Secure PROM and Dump | 109 |
| 9.4.6 | Load Program into RAM and Execute | 110 |
| 9.4.7 | Execute Program in RAM | 111 |
| 9.4.8 | Dump PROM Contents | 111 |
| 9.5 | Control Registers | 112 |
| 9.5.1 | Option Register | 112 |
| 9.5.2 | Mask Option Register 1 | 113 |
| 9.5.3 | Mask Option Register 2 | 114 |
| 9.6 | EPROM Erasing | 114 |

Section 10. Serial Communications Interface (SCI)

| | | |
|--------|---------------------------|-----|
| 10.1 | Contents | 115 |
| 10.2 | Introduction | 115 |
| 10.3 | Features | 116 |
| 10.4 | SCI Data Format | 116 |
| 10.5 | SCI Operation | 117 |
| 10.5.1 | Transmitter | 117 |
| 10.5.2 | Receiver | 120 |
| 10.6 | SCI I/O Registers | 123 |
| 10.6.1 | SCI Data Register (SCDR) | 123 |
| 10.6.2 | SCI Control Register 1 | 124 |
| 10.6.3 | SCI Control Register 2 | 125 |
| 10.6.4 | SCI Status Register | 127 |
| 10.6.5 | Baud Rate Register (Baud) | 130 |

Section 11. Serial Peripheral Interface (SPI)

| | | |
|--------|---------------------------------|-----|
| 11.1 | Contents | 133 |
| 11.2 | Introduction | 133 |
| 11.3 | Features | 134 |
| 11.4 | Operation | 136 |
| 11.4.1 | Pin Functions in Master Mode | 137 |
| 11.4.2 | Pin Functions in Slave Mode | 138 |
| 11.5 | Multiple-SPI Systems | 139 |
| 11.6 | Serial Clock Polarity and Phase | 140 |
| 11.7 | SPI Error Conditions | 141 |
| 11.7.1 | Mode Fault Error | 141 |
| 11.7.2 | Write Collision Error | 141 |
| 11.7.3 | Overrun Error | 142 |
| 11.8 | SPI Interrupts | 142 |

| | | |
|--------|----------------------------|-----|
| 11.9 | SPI I/O Registers | 142 |
| 11.9.1 | SPI Data Register | 143 |
| 11.9.2 | SPI Control Register | 143 |
| 11.9.3 | SPI Status Register | 145 |

Section 12. Instruction Set

| | | |
|--------|--------------------------------------|-----|
| 12.1 | Contents | 147 |
| 12.2 | Introduction | 148 |
| 12.3 | Addressing Modes | 148 |
| 12.3.1 | Inherent | 149 |
| 12.3.2 | Immediate | 149 |
| 12.3.3 | Direct | 149 |
| 12.3.4 | Extended | 149 |
| 12.3.5 | Indexed, No Offset | 150 |
| 12.3.6 | Indexed, 8-Bit Offset | 150 |
| 12.3.7 | Indexed, 16-Bit Offset | 150 |
| 12.3.8 | Relative | 151 |
| 12.4 | Instruction Types | 151 |
| 12.4.1 | Register/Memory Instructions | 152 |
| 12.4.2 | Read-Modify-Write Instructions | 153 |
| 12.4.3 | Jump/Branch Instructions | 154 |
| 12.4.4 | Bit Manipulation Instructions | 156 |
| 12.4.5 | Control Instructions | 157 |
| 12.5 | Instruction Set Summary | 158 |
| 12.6 | Opcode Map | 163 |

Section 13. Electrical Specifications

| | | |
|------|-----------------------------------|-----|
| 13.1 | Contents | 165 |
| 13.2 | Introduction | 165 |
| 13.3 | Maximum Ratings | 166 |
| 13.4 | Operating Temperature Range | 167 |
| 13.5 | Thermal Characteristics | 167 |

| | | |
|-------|---|-----|
| 13.6 | Power Considerations | 168 |
| 13.7 | 5.0-Volt DC Electrical Characteristics | 169 |
| 13.8 | 3.3-Volt DC Electrical Characteristics | 170 |
| 13.9 | 5.0-Volt Control Timing | 175 |
| 13.10 | 3.3-Volt Control Timing | 176 |
| 13.11 | 5.0-Volt Serial Peripheral Interface (SPI) Timing | 179 |
| 13.12 | 3.3-Volt Serial Peripheral Interface (SPI) Timing | 181 |

Section 14. Mechanical Specifications

| | | |
|------|--|-----|
| 14.1 | Contents | 185 |
| 14.2 | Introduction | 185 |
| 14.3 | 40-Pin Plastic Dual In-Line Package (PDIP) | 186 |
| 14.4 | 42-Pin Shrink Dual In-Line Package (SDIP) | 186 |
| 14.5 | 44-Lead Plastic-Leaded Chip Carrier (PLCC) | 187 |
| 14.6 | 44-Pin Quad Flat Pack (QFP) | 188 |

Section 15. Ordering Information

| | | |
|------|-----------------------------|-----|
| 15.1 | Contents | 189 |
| 15.2 | Introduction | 189 |
| 15.3 | MCU Order Numbers | 189 |

Appendix A. MC68HSC705C4A

| | | |
|-----|---|-----|
| A.1 | Contents | 191 |
| A.2 | Introduction | 191 |
| A.3 | 5.0-Volt High-Speed DC Electrical Characteristics | 192 |
| A.4 | 3.3-Volt High-Speed DC Electrical Characteristics | 193 |
| A.5 | 5.0-Volt High-Speed Control Timing | 194 |

Table of Contents

| | | |
|-----|--|-----|
| A.6 | 3.3-Volt High-Speed Control Timing | 194 |
| A.7 | 5.0-Volt High-Speed SPI Timing | 195 |
| A.8 | 3.3-Volt High-Speed SPI Timing | 197 |
| A.9 | Ordering Information | 199 |

Index

| | |
|-----------------|-----|
| Index | 201 |
|-----------------|-----|

List of Figures

| Figure | Title | Page |
|--------|--|------|
| 1-1 | Option Register (Option) | 23 |
| 1-2 | Block Diagram | 25 |
| 1-3 | 40-Pin PDIP Pin Assignments | 26 |
| 1-4 | 44-Lead PLCC Pin Assignments | 27 |
| 1-5 | 44-Pin QFP Pin Assignments | 27 |
| 1-6 | 42-Pin SDIP Pin Assignments | 28 |
| 1-7 | Bypassing Layout Recommendation | 29 |
| 1-8 | Crystal Connections | 30 |
| 1-9 | 2-Pin Ceramic Resonator | 31 |
| 1-10 | 3-Pin Ceramic Resonator Connections | 31 |
| 1-11 | External Clock | 32 |
| 2-1 | Memory Map | 38 |
| 2-2 | I/O Register Summary | 39 |
| 3-1 | Programming Model | 44 |
| 3-2 | Accumulator (A) | 45 |
| 3-3 | Index Register (X) | 45 |
| 3-4 | Stack Pointer (SP) | 46 |
| 3-5 | Program Counter (PC) | 47 |
| 3-6 | Condition Code Register (CCR) | 48 |
| 4-1 | External Interrupt Internal Function Diagram | 54 |
| 4-2 | External Interrupt Timing | 54 |
| 4-3 | Port B I/O Logic | 57 |
| 4-4 | Interrupt Stacking Order | 61 |
| 4-5 | Reset and Interrupt Processing Flowchart | 62 |
| 5-1 | COP Watchdog Diagram | 65 |

List of Figures

| Figure | Title | Page |
|--------|--|------|
| 6-1 | Stop/Wait Mode Function Flowchart | 68 |
| 6-2 | COP Watchdog in Stop Mode Flowchart (NCOPE = 1) | 71 |
| 7-1 | Port A Data Register (PORTA) | 74 |
| 7-2 | Data Direction Register A (DDRA) | 75 |
| 7-3 | Port A I/O Logic | 76 |
| 7-4 | Port B Data Register (PORTB) | 77 |
| 7-5 | Data Direction Register B (DDRB) | 78 |
| 7-6 | Port B I/O Logic | 79 |
| 7-7 | Port C Data Register (PORTC) | 81 |
| 7-8 | Data Direction Register C (DDRC) | 82 |
| 7-9 | Port C I/O Logic | 83 |
| 7-10 | Port D Fixed Input Register (PORTD) | 84 |
| 8-1 | Timer Block Diagram | 86 |
| 8-2 | Timer I/O Register Summary | 87 |
| 8-3 | Input Capture Operation | 88 |
| 8-4 | Output Compare Operation | 89 |
| 8-5 | Timer Control Register (TCR) | 90 |
| 8-6 | Timer Status Register (TSR) | 92 |
| 8-7 | Timer Registers (TRH and TRL) | 93 |
| 8-8 | Timer Register Reads | 94 |
| 8-9 | Alternate Timer Registers (ATRH and ATRL) | 94 |
| 8-10 | Alternate Timer Register Reads | 95 |
| 8-11 | Input Capture Registers (ICRH and ICRL) | 96 |
| 8-12 | Output Compare Registers (OCRH and OCRL) | 96 |
| 9-1 | EPROM/OTPROM Programming Flowchart | 101 |
| 9-2 | PROM Programming Circuit | 102 |
| 9-3 | Program Register (PROG) | 105 |
| 9-4 | Option Register (Option) | 112 |
| 9-5 | Mask Option Register 1 (MOR1) | 113 |
| 9-6 | Mask Option Register 2 (MOR2) | 114 |

| Figure | Title | Page |
|---------------|---|-------------|
| 10-1 | SCI Data Format | 116 |
| 10-2 | SCI Transmitter | 118 |
| 10-3 | SCI Transmitter I/O Register Summary | 119 |
| 10-4 | SCI Receiver | 121 |
| 10-5 | SCI Data Register (SCDR). | 123 |
| 10-6 | SCI Control Register 1 (SCCR1) | 124 |
| 10-7 | SCI Control Register 2 (SCCR2) | 125 |
| 10-8 | SCI Status Register (SCSR) | 128 |
| 10-9 | Baud Rate Register (Baud) | 130 |
| | | |
| 11-1 | SPI Block Diagram | 135 |
| 11-2 | SPI I/O Register Summary | 136 |
| 11-3 | Master/Slave Connections | 137 |
| 11-4 | One Master and Three Slaves Block Diagram | 139 |
| 11-5 | Two Master/Slaves and Three Slaves Block Diagram | 140 |
| 11-6 | SPI Clock/Data Timing | 140 |
| 11-7 | SPI Data Register (SPDR) | 143 |
| 11-8 | SPI Control Register (SPCR) | 143 |
| 11-9 | SPI Status Register (SPSR). | 145 |
| | | |
| 13-1 | Equivalent Test Load | 167 |
| 13-2 | Typical Voltage Compared to Current | 171 |
| 13-3 | Typical Current versus Internal Frequency for Run and Wait Modes | 173 |
| 13-4 | Total Current Drain versus Frequency | 174 |
| 13-5 | Timer Relationships | 176 |
| 13-6 | Stop Recovery Timing Diagram | 177 |
| 13-7 | Power-On Reset and External Reset Timing Diagram. | 178 |
| 13-8 | SPI Master Timing | 183 |
| 13-9 | SPI Slave Timing | 184 |
| | | |
| 14-1 | MC68HC705C4AP Package Dimensions (Case #711). | 186 |
| 14-2 | MC68HC705C4AB Package Dimensions (Case #858). | 186 |

List of Figures

| Figure | Title | Page |
|--------|---|------|
| 14-3 | MC68HC705C4AFN Package Dimensions (Case #777)..... | 187 |
| 14-4 | MC68HC705C4AFB Package Dimensions (Case #824E) | 188 |

List of Tables

| Table | Title | Page |
|-------|--|------|
| 4-1 | Reset/Interrupt Vector Addresses | 60 |
| 7-1 | Port A Pin Functions | 76 |
| 7-2 | Port B Pin Functions | 80 |
| 7-3 | Port C Pin Functions | 83 |
| 9-1 | MC68HC05PGMR PCB Reference Designators | 100 |
| 9-2 | PROM Programming Routines | 104 |
| 10-1 | Baud Rate Generator Clock Prescaling | 130 |
| 10-2 | Baud Rate Selection | 131 |
| 10-3 | Baud Rate Selection Examples | 132 |
| 11-1 | SPI Clock Rate Selection | 144 |
| 12-1 | Register/Memory Instructions | 152 |
| 12-2 | Read-Modify-Write Instructions | 153 |
| 12-3 | Jump and Branch Instructions | 155 |
| 12-4 | Bit Manipulation Instructions | 156 |
| 12-5 | Control Instructions | 157 |
| 12-6 | Instruction Set Summary | 158 |
| 12-7 | Opcode Map | 164 |
| 15-1 | MC68HC705C4A Order Numbers | 189 |
| A-1 | MC68HSC705C4A Order Numbers | 199 |

List of Tables

Section 1. General Description

1.1 Contents

| | | |
|---------|---|----|
| 1.2 | Introduction | 21 |
| 1.3 | Features | 22 |
| 1.4 | Programmable Options | 23 |
| 1.5 | Block Diagram | 24 |
| 1.6 | Pin Assignments | 24 |
| 1.7 | Pin Functions | 29 |
| 1.7.1 | V_{DD} and V_{SS} | 29 |
| 1.7.2 | OSC1 and OSC2 | 29 |
| 1.7.2.1 | Crystal Resonator | 30 |
| 1.7.2.2 | Ceramic Resonator | 30 |
| 1.7.2.3 | External Clock Signal | 32 |
| 1.7.3 | External Reset Pin (\overline{RESET}) | 32 |
| 1.7.4 | External Interrupt Request Pin (\overline{IRQ}) | 32 |
| 1.7.5 | Input Capture Pin (TCAP) | 32 |
| 1.7.6 | Output Compare Pin (TCMP) | 33 |
| 1.7.7 | Port A I/O Pins (PA7–PA0) | 33 |
| 1.7.8 | Port B I/O Pins (PB7–PB0) | 33 |
| 1.7.9 | Port C I/O Pins (PC7–PC0) | 33 |
| 1.7.10 | Port D I/O Pins (PD7 and PD5–PD0) | 33 |

1.2 Introduction

The MC68HC705C4A is a member of the low-cost, high-performance M68HC05 Family of 8-bit microcontroller units (MCUs). The M68HC05 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the M68HC05 central

processor unit (CPU) and are available with a variety of subsystems, memory sizes and types, and package types.

The MC68HC705C4A is similar to the MC68HC705C8A. The major differences are that the MC68HC705C4A has less RAM and ROM, no selectable memory configurations, no clock monitor reset function, and only one computer operating properly (COP) watchdog timer. The MC68HSC705C4A, introduced in [Appendix A. MC68HSC705C4A](#), is an enhanced, high-speed version of the MC68HC705C4A.

1.3 Features

Features of the MC68HC705C4A include:

- M68HC05 central processor unit (CPU)
- On-chip oscillator with crystal/ceramic resonator
- Memory-mapped input/output (I/O)
- Computer operating properly (COP) watchdog timer
- Selectable port B external interrupt capability
- High current drive on pin C7 (PC7)
- 24 bidirectional I/O lines and 7 input-only lines
- Serial communications interface (SCI) system
- Serial peripheral interface (SPI) system
- Bootstrap capability
- Power-saving stop, wait, and data-retention modes
- Single 3.0-volt to 5.5-volt supply (2-volt data-retention mode)
- Fully static operation
- Software-programmable external interrupt sensitivity

NOTE: *A line over a signal name indicates an active low signal. For example, RESET is active high and $\overline{\text{RESET}}$ is active low. Any reference to voltage, current, or frequency specified in the following sections will refer to the nominal values. The exact values and their tolerance or limits are specified in [Section 13. Electrical Specifications](#).*

1.4 Programmable Options

These options are programmable in the mask option registers:

- Enabling of port B pullup devices (see [9.5.2 Mask Option Register 1](#))
- Enabling of non-programmable COP watchdog (see [9.5.3 Mask Option Register 2](#))

These options are programmable in the option register (shown in [Figure 1-1](#)):

- PROM security⁽¹⁾
- External interrupt sensitivity

Address: \$1FDF

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|---|---|---|------|---|-----|-------|
| Read: | 0 | 0 | 0 | 0 | SEC* | | IRQ | 0 |
| Write: | 0 | 0 | 0 | 0 | SEC* | | IRQ | 0 |
| Reset: | 0 | 0 | 0 | 0 | * | U | 1 | 0 |

= Unimplemented U = Unaffected
 *Implemented as an EPROM cell

Figure 1-1. Option Register (Option)

SEC — Security Bit

This bit is implemented as an EPROM cell and is not affected by reset.

- 1 = Bootloader disabled; MCU operates only in single-chip mode.
- 0 = Security off; bootloader can be enabled.

1. No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the PROM difficult for unauthorized users.

IRQ — Interrupt Request Pin Sensitivity Bit

IRQ is set only by reset, but can be cleared by software. This bit can be written only once.

1 = $\overline{\text{IRQ}}$ pin is both negative edge- and level-sensitive.

0 = IRQ pin is negative edge-sensitive only.

Bits 7–4 and 0 — Not used; always read 0

Bit 2 — Unaffected by reset; reads either 1 or 0

1.5 Block Diagram


Figure 1-2 shows the structure of the MC68HC705C4A.

1.6 Pin Assignments

The MC68HC705C4A is available in four packages:

- 40-pin plastic dual in-line package (PDIP)
- 44-lead plastic-leaded chip carrier (PLCC)
- 44-pin quad flat pack (QFP)
- 42-pin shrink dual in-line package (SDIP)

The pin assignments for these packages are shown in **Figure 1-3**, **Figure 1-4**, **Figure 1-5**, and **Figure 1-6**.



* Port B pins also function as external interrupts.
† PC7 has a high current sink and source capability.

Figure 1-2. Block Diagram

General Description




Figure 1-3. 40-Pin PDIP Pin Assignments




Figure 1-4. 44-Lead PLCC Pin Assignments




Figure 1-5. 44-Pin QFP Pin Assignments

General Description




Figure 1-6. 42-Pin SDIP Pin Assignments

1.7 Pin Functions

The following paragraphs describe the MC68HC705C4A signals.

1.7.1 V_{DD} and V_{SS}

V_{DD} and V_{SS} are the power supply and ground pins. The MCU operates from a single power supply.

Very fast signal transitions occur on the MCU pins, placing high short-duration current demands on the power supply. To prevent noise problems, take special care to provide good power supply bypassing at the MCU. Place bypass capacitors as close to the MCU as possible, as shown in [Figure 1-7](#).




Figure 1-7. Bypassing Layout Recommendation

1.7.2 OSC1 and OSC2

The OSC1 and OSC2 pins are the control connections for the 2-pin on-chip oscillator. The oscillator can be driven by:

- Crystal resonator
- Ceramic resonator
- External clock signal

NOTE: *The frequency of the internal oscillator is f_{OSC} . The MCU divides the internal oscillator output by two to produce the internal clock with a frequency of f_{OP} .*

General Description

1.7.2.1 Crystal Resonator

The circuit in **Figure 1-8** shows a crystal oscillator circuit for an AT-cut, parallel resonant crystal. Follow the crystal supplier's recommendations, because the crystal parameters determine the external component values required to provide reliable startup and maximum stability. The load capacitance values used in the oscillator circuit design should account for all stray layout capacitances. To minimize output distortion, mount the crystal and capacitors as close as possible to the pins.




Figure 1-8. Crystal Connections

NOTE: Use an AT-cut crystal and not a strip or tuning fork crystal. The MCU might overdrive or have the incorrect characteristic impedance for a strip or tuning fork crystal.

1.7.2.2 Ceramic Resonator

To reduce cost, use a ceramic resonator instead of a crystal. Use the circuit shown in **Figure 1-9** for a 2-pin ceramic resonator or the circuit shown in **Figure 1-10** for a 3-pin ceramic resonator, and follow the resonator manufacturer's recommendations.

The external component values required for maximum stability and reliable starting depend upon the resonator parameters. The load capacitance values used in the oscillator circuit design should include all

stray layout capacitances. To minimize output distortion, mount the resonator and capacitors as close as possible to the pins.




Figure 1-9. 2-Pin Ceramic Resonator

NOTE: The bus frequency (f_{OP}) is one-half the external or crystal frequency (f_{OSC}), while the processor clock cycle (t_{CYC}) is two times the f_{OSC} period.




Figure 1-10. 3-Pin Ceramic Resonator Connections

General Description

1.7.2.3 External Clock Signal

An external clock from another CMOS-compatible device can drive the OSC1 input, with the OSC2 pin unconnected, as [Figure 1-11](#) shows.




Figure 1-11. External Clock

NOTE: The bus frequency (f_{OP}) is one-half the external frequency (f_{OSC}) while the processor clock cycle is two times the f_{OSC} period.

1.7.3 External Reset Pin ($\overline{\text{RESET}}$)

A logic 0 on the $\overline{\text{RESET}}$ pin forces the MCU to a known startup state. The $\overline{\text{RESET}}$ pin contains an internal Schmitt trigger as part of its input to improve noise immunity. See [Section 5. Resets](#).

1.7.4 External Interrupt Request Pin ($\overline{\text{IRQ}}$)

The $\overline{\text{IRQ}}$ pin is an asynchronous external interrupt pin. The $\overline{\text{IRQ}}$ pin contains an internal Schmitt trigger as part of its input to improve noise immunity. See [4.3.2 External Interrupt \(IRQ\)](#).

1.7.5 Input Capture Pin (TCAP)

The TCAP pin is the input capture pin for the on-chip capture/compare timer. The TCAP pin contains an internal Schmitt trigger as part of its input to improve noise immunity. See [Section 8. Capture/Compare Timer](#).

1.7.6 Output Compare Pin (TCMP)

The TCMP pin is the output compare pin for the on-chip capture/compare timer. See [Section 8. Capture/Compare Timer](#).

1.7.7 Port A I/O Pins (PA7–PA0)

These eight I/O lines comprise port A, a general-purpose, bidirectional I/O port. The pins are programmable as either inputs or outputs under software control of the data direction registers. See [7.3 Port A](#).

1.7.8 Port B I/O Pins (PB7–PB0)

These eight I/O pins comprise port B, a general-purpose, bidirectional I/O port. The pins are programmable as either inputs or outputs under software control of the data direction registers. Port B pins also can be configured to function as external interrupts. See [7.4 Port B](#).

1.7.9 Port C I/O Pins (PC7–PC0)

These eight I/O pins comprise port C, a general-purpose, bidirectional I/O port. The pins are programmable as either inputs or outputs under software control of the data direction registers. PC7 has a high current sink and source capability. See [7.5 Port C](#).

1.7.10 Port D I/O Pins (PD7 and PD5–PD0)

These seven lines comprise port D, a fixed input port. All special functions that are enabled (SPI and SCI) affect this port. See [7.6 Port D](#).

NOTE: *Connecting the V_{PP} pin (programming voltage) to V_{SS} (ground) could result in damage to the MCU.*

Section 2. Memory

2.1 Contents

| | | |
|-----|-------------------------------|----|
| 2.2 | Introduction | 35 |
| 2.3 | Memory Map | 35 |
| 2.4 | Input/Output (I/O) | 36 |
| 2.5 | RAM | 36 |
| 2.6 | EPROM/OTPROM (PROM) | 37 |
| 2.7 | Bootloader ROM | 37 |

2.2 Introduction

This section describes the organization of the on-chip memory.

2.3 Memory Map

The central processor unit (CPU) can address eight Kbytes of memory and input/output (I/O) registers. The program counter typically advances one address at a time through memory, reading the program instructions and data. The programmable read-only memory (PROM) portion of memory — either one-time programmable read-only memory (OTPROM) or erasable programmable read-only memory (EPROM) — holds the program instructions, fixed data, user-defined vectors, and interrupt service routines. The RAM portion of memory holds variable data.

I/O registers are memory-mapped so that the CPU can access their locations in the same way that it accesses all other memory locations. The shared stack area is used during processing of an interrupt or

subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls.

Figure 2-1 is a memory map of the MCU. Addresses \$0000–\$001F, shown in **Figure 2-2**, contain most of the control, status, and data registers. Additional I/O registers have these addresses:

- \$1FDF, option register
- \$1FF0, mask option register 1 (MOR1)
- \$1FF1, mask option register 2 (MOR2)

2.4 Input/Output (I/O)

The first 32 addresses of memory space, from \$0000 to \$001F, are the I/O section. These are the addresses of the I/O control registers, status registers, and data registers. See **Figure 2-2** for more information.

2.5 RAM

The 176 addresses from \$0050–\$00FF are RAM locations. The CPU uses the top 64 RAM addresses, \$00C0–00FF, as the stack. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements when the CPU stores a byte on the stack and increments when the CPU retrieves a byte from the stack.

NOTE: *Be careful when using nested subroutines or multiple interrupt levels. The CPU can overwrite data in the stack RAM during a subroutine or during the interrupt stacking operation.*

2.6 EPROM/OTPROM (PROM)

An MCU with a quartz window has a maximum of 4144 bytes of EPROM. The quartz window allows the EPROM erasure with ultraviolet light. In an MCU without a quartz window, the EPROM cannot be erased and serves a maximum 4144 bytes of OTPROM. See [Section 9. EPROM/OTPROM \(PROM\)](#).

2.7 Bootloader ROM

The 240 bytes at addresses \$1F00–\$1FEF are reserved ROM addresses that contain the instructions for the bootloader functions. See [Section 9. EPROM/OTPROM \(PROM\)](#).

Memory




Figure 2-1. Memory Map

| Addr. | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |
|--------|---|--------|---------------------|-------|-------|-------|-------|-------|-------|-------|
| \$0000 | Port A Data Register (PORTA) See page 74. | Read: | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0001 | Port B Data Register (PORTB) See page 77. | Read: | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0002 | Port C Data Register (PORTC) See page 81. | Read: | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0003 | Port D Fixed Input Register (PORTD) See page 84. | Read: | PD7 | | SS | SCK | MOSI | MISO | TDO | RDI |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0004 | Port A Data Direction Register (DDRA) See page 75. | Read: | DDRA7 | DDRA6 | DDRA5 | DDRA4 | DDRA3 | DDRA2 | DDRA1 | DDRA0 |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0005 | Port B Data Direction Register (DDRB) See page 78. | Read: | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0006 | Port C Data Direction Register (DDRC) See page 82. | Read: | DDRC7 | DDRC6 | DDRC5 | DDRC4 | DDRC3 | DDRC2 | DDRC1 | DDRC0 |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0007 | Unimplemented | | | | | | | | | |
| \$0008 | Unimplemented | | | | | | | | | |
| \$0009 | Unimplemented | | | | | | | | | |

= Unimplemented U = Unaffected

Figure 2-2. I/O Register Summary (Sheet 1 of 4)

Memory

| Addr. | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |
|--------|---|--------|---------------------|-------|-------|-------|-------|-------|-------|-------|
| \$000A | SPI Control Register (SPCR) See page 143. | Read: | SPIE | SPE | | MSTR | CPOL | CPHA | SPR1 | SPR0 |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | | 0 | U | U | U | U |
| \$000B | SPI Status Register (SPSR) See page 145. | Read: | SPIF | WCOL | | MODF | | | | |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | | 0 | | | | |
| \$000C | SPI Data Register (SPDR) See page 143. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$000D | Baud Rate Register (Baud) See page 130. | Read: | | | SCP1 | SCP0 | | SCR2 | SCR1 | SCR0 |
| | | Write: | | | | | | | | |
| | | Reset: | U | U | 0 | 0 | U | U | U | U |
| \$000E | SCI Control Register 1 (SCCR1) See page 124. | Read: | R8 | T8 | | M | WAKE | | | |
| | | Write: | | | | | | | | |
| | | Reset: | U | U | | U | U | | | |
| \$000F | SCI Control Register 2 (SCCR2) See page 125. | Read: | TIE | TCIE | RIE | ILIE | TE | RE | RWU | SBK |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0010 | SCI Status Register (SCSR) See page 128. | Read: | TDRE | TC | RDRF | IDLE | OR | NF | FE | |
| | | Write: | | | | | | | | |
| | | Reset: | 1 | 1 | 0 | 0 | 0 | 0 | 0 | U |
| \$0011 | SCI Data Register (SCDR) See page 123. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0012 | Timer Control Register (TCR) See page 90. | Read: | ICIE | OCIE | TOIE | 0 | 0 | 0 | IEDG | OLVL |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | U | 0 |

= Unimplemented U = Unaffected

Figure 2-2. I/O Register Summary (Sheet 2 of 4)

| Addr. | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |
|--------|--|--------|--------------------------------|--------|--------|--------|--------|--------|-------|-------|
| \$0013 | Timer Status Register (TSR) See page 92. | Read: | ICF | OCF | TOF | 0 | 0 | 0 | 0 | 0 |
| | | Write: | | | | | | | | |
| | | Reset: | U | U | U | 0 | 0 | 0 | 0 | 0 |
| \$0014 | Input Capture Register High (ICRH) See page 96. | Read: | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0015 | Input Capture Register Low (ICRL) See page 96. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0016 | Output Compare Register High (OCRH) See page 96. | Read: | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0017 | Output Compare Register Low (OCRL) See page 96. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0018 | Timer Register High (TRH) See page 93. | Read: | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| | | Write: | | | | | | | | |
| | | Reset: | Reset initializes TRH to \$FF | | | | | | | |
| \$0019 | Timer Register Low (TRL) See page 93. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Reset initializes TRL to \$FC | | | | | | | |
| \$001A | Alternate Timer Register High (ATRH) See page 94. | Read: | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| | | Write: | | | | | | | | |
| | | Reset: | Reset initializes ATRH to \$FF | | | | | | | |
| \$001B | Alternate Timer Register Low (ATRL) See page 94. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Reset initializes ATRL to \$FC | | | | | | | |

= Unimplemented U = Unaffected

Figure 2-2. I/O Register Summary (Sheet 3 of 4)

Memory

| Addr. | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | | |
|-------------------------------|--|--------|---------------------|-------|----------------|-------|-------|-------|-------|------------|--|
| \$001C | EPROM Programming Register (PROG) See page 105. | Read: | 0 | 0 | 0 | 0 | 0 | LAT | 0 | PGM | |
| | | Write: | | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| \$001D | Unimplemented | | | | | | | | | | |
| \$001E | Unimplemented | | | | | | | | | | |
| \$001F | Unimplemented | | | | | | | | | | |
| \$1FDF | Option Register (Option) See page 112. | Read: | 0 | 0 | 0 | 0 | SEC* | | IRQ | 0 | |
| | | Write: | | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | * | U | 1 | 0 | |
| *Implemented as an EPROM cell | | | | | | | | | | | |
| \$1FF0 | Mask Option Register 1 (MOR1) See page 113. | Read: | PBPU7 | PBPU6 | PBPU5 | PBPU4 | PBPU3 | PBPU2 | PBPU1 | PBPU0/COPC | |
| | | Write: | | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | | |
| \$1FF1 | Mask Option Register 2 (MOR2) See page 114. | Read: | | | | | | | | NCOPE | |
| | | Write: | | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | | |
| | | | = Unimplemented | | U = Unaffected | | | | | | |

Figure 2-2. I/O Register Summary (Sheet 4 of 4)

Section 3. Central Processor Unit (CPU)

3.1 Contents

| | | |
|-------|---------------------------------------|----|
| 3.2 | Introduction | 43 |
| 3.3 | CPU Registers | 44 |
| 3.3.1 | Accumulator | 45 |
| 3.3.2 | Index Register | 45 |
| 3.3.3 | Stack Pointer | 46 |
| 3.3.4 | Program Counter | 47 |
| 3.3.5 | Condition Code Register | 48 |
| 3.4 | Arithmetic/Logic Unit (ALU) | 49 |

3.2 Introduction

This section describes the central processor unit (CPU) registers.

3.3 CPU Registers

Figure 3-1 shows the five CPU registers:

- Accumulator (A)
- Index register (X)
- Stack pointer (SP)
- Program counter (PC)
- Condition code register (CCR)

These are hard-wired registers within the CPU and are not part of the memory map.




Figure 3-1. Programming Model

3.3.1 Accumulator

The accumulator (A) shown in **Figure 3-2** is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and results of arithmetic and non-arithmetic operations.



Figure 3-2. Accumulator (A)

3.3.2 Index Register

In the indexed addressing modes, the CPU uses the byte in the index register (X) to determine the conditional address of the operand (**Figure 3-3**). For more information on indexed addressing, see **12.3.5 Indexed, No Offset**, **12.3.6 Indexed, 8-Bit Offset**, and **12.3.7 Indexed, 16-Bit Offset**.



Figure 3-3. Index Register (X)

The 8-bit index register also can serve as a temporary data storage location.

3.3.3 Stack Pointer

The stack pointer (SP) shown in **Figure 3-4** is a 13-bit register that contains the address of the next free location on the stack. During a reset or after the reset stack pointer (RSP) instruction, the stack pointer initializes to \$00FF. The address in the stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack.

| | Bit 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|--------|----|----|---|---|---|---|---|---|---|---|---|-------|
| Read: | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | | | | | |
| Write: | | | | | | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |


 = Unimplemented

Figure 3-4. Stack Pointer (SP)

The seven most significant bits of the stack pointer are fixed permanently at 0000011, so the stack pointer produces addresses from \$00C0 to \$00FF. If subroutines and interrupts use more than 64 stack locations, the stack pointer wraps around to address \$00FF and begins writing over the previously stored data. A subroutine uses two stack locations. An interrupt uses five locations.

3.3.4 Program Counter

The program counter (PC) shown in **Figure 3-5** is a 13-bit register that contains the address of the next instruction or operand to be fetched.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.




Figure 3-5. Program Counter (PC)

Downloaded from Elcodis.com electronic components distributor

3.3.5 Condition Code Register

The condition code register (CCR) shown in **Figure 3-6** is an 8-bit register whose three most significant bits are permanently fixed at 111. The condition code register contains the interrupt mask and four bits that indicate the results of prior instructions. Functions of the condition code register are described here.




Figure 3-6. Condition Code Register (CCR)

H — Half-Carry Bit (H)

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an add without carry (ADD) or add with carry (ADC) operation. The half-carry bit is required for binary-coded decimal (BCD) arithmetic operations. Reset has no affect on the half-carry flag.

I — Interrupt Mask

Setting the interrupt mask (I) disables interrupts. If an interrupt request occurs while the interrupt mask is a logic 0, the CPU saves the CPU registers on the stack, sets the interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs while the interrupt mask is set, the interrupt request is latched. The CPU processes the latched interrupt as soon as the interrupt mask is cleared again.

A return from interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After a reset, the interrupt mask is set and can be cleared only by a clear interrupt mask bit (CLI), STOP, or WAIT instruction.

N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result (bit 7 in the results is a logic 1). Reset has no effect on the negative flag.

Z — Zero Flag

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00. Reset has no effect on the zero flag.

C — Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow bit. Reset has no effect on the carry/borrow flag.

3.4 Arithmetic/Logic Unit (ALU)

The arithmetic/logic unit (ALU) performs the arithmetic and logical operations defined by the instruction set. The binary arithmetic circuits decode instructions and set up the ALU for the selected operation. Most binary arithmetic is based on the addition algorithm, carrying out subtraction as negative addition. Multiplication is not performed as a discrete operation but as a chain of addition and shift operations within the ALU. The multiply instruction requires 11 internal clock cycles to complete this chain of operations.

Section 4. Interrupts

4.1 Contents

| | | |
|-------|--|----|
| 4.2 | Introduction | 51 |
| 4.3 | Interrupt Sources | 52 |
| 4.3.1 | Software Interrupt | 52 |
| 4.3.2 | External Interrupt ($\overline{\text{IRQ}}$) | 53 |
| 4.3.3 | Port B Interrupts | 55 |
| 4.3.4 | Capture/Compare Timer Interrupts | 56 |
| 4.3.5 | SCI Interrupts | 58 |
| 4.3.6 | SPI Interrupts | 59 |
| 4.4 | Interrupt Processing | 60 |

4.2 Introduction

This section describes how interrupts temporarily change the normal processing sequence.

4.3 Interrupt Sources

These sources can generate interrupts:

- Software interrupt (SWI) instructions
- External interrupt pin ($\overline{\text{IRQ}}$)
- Port B pins
- Capture/compare timer:
 - Input capture
 - Output compare
 - Timer overflow
- Serial communications interface (SCI):
 - SCI transmit data register empty
 - SCI transmission complete
 - SCI receive data register full
 - SCI receiver overrun
 - SCI receiver input idle
- Serial peripheral interface (SPI):
 - SPI transmission complete
 - SPI mode fault
 - SPI overrun

The $\overline{\text{IRQ}}$ pin, port B pins, timer, SCI, and SPI can be masked (disabled) by setting the I bit of the condition code register (CCR). The software interrupt (SWI) instruction is non-maskable.

An interrupt temporarily changes the program sequence to process a particular event. An interrupt does not stop the execution of the instruction in progress but takes effect when the current instruction completes its execution. Interrupt processing automatically saves the central processor unit (CPU) registers on the stack and loads the program counter with a user-defined vector address.

4.3.1 Software Interrupt

The software interrupt instruction (SWI) causes a non-maskable interrupt.

4.3.2 External Interrupt ($\overline{\text{IRQ}}$)

An interrupt signal on the $\overline{\text{IRQ}}$ pin latches an external interrupt request. After completing the current instruction, the CPU tests these bits:

- IRQ latch
- I bit in the condition code register

Setting the I bit in the condition code register disables external interrupts.

If the IRQ latch is set and the I bit is clear, the CPU then begins the interrupt sequence. The CPU clears the IRQ latch while it fetches the interrupt vector, so that another external interrupt request can be latched during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt (RTI), the CPU can recognize the new interrupt request. **Figure 4-1** shows the logic for external interrupts.

Figure 4-1 shows an external interrupt functional diagram. **Figure 4-2** shows an external interrupt timing diagram for the interrupt line. The timing diagram illustrates two treatments of the interrupt line to the processor.

- Two single pulses on the interrupt line are spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service.

Once a pulse occurs, the next pulse normally should not occur until an RTI occurs. This time (t_{ILIL}) is obtained by adding 19 instruction cycles to the total number of cycles needed to complete the service routine (not including the RTI instruction).

- Many interrupt lines are wire-ORed to the $\overline{\text{IRQ}}$ line. If the interrupt line remains low after servicing an interrupt, then the CPU continues to recognize an interrupt.

NOTE: *The internal interrupt latch is cleared in the first part of the interrupt service routine. Therefore, a new external interrupt pulse could be latched and serviced as soon as the I bit is cleared.*






Figure 4-1. External Interrupt Internal Function Diagram



a. Edge-Sensitive Trigger Condition. The minimum pulse width (t_{ILIH}) is either 125 ns ($f_{OP} = 2.1$ MHz) or 250 ns ($f_{OP} = 1$ MHz). The period t_{LIL} should not be less than the number of t_{CYC} cycles it takes to execute the interrupt service routine plus 19 t_{CYC} cycles.



b. Level-Sensitive Trigger Condition. If the interrupt line remains low after servicing an interrupt, then the CPU continues to recognize an interrupt.

Figure 4-2. External Interrupt Timing

The $\overline{\text{IRQ}}$ pin is negative edge-triggered only or negative edge- and low level-triggered, depending on the external interrupt triggering mask option selected.

When the edge- and level-triggering mask option is selected:

- A falling edge or a low level on the $\overline{\text{IRQ}}$ pin latches an external interrupt request.
- As long as the $\overline{\text{IRQ}}$ pin is low, an external interrupt request is present, and the CPU continues to execute the interrupt service routine. The edge- and level-sensitive trigger option allows connection to the $\overline{\text{IRQ}}$ pin of multiple wired-OR interrupt sources.

When the edge-triggering mask option is selected:

- A falling edge on the $\overline{\text{IRQ}}$ pin latches an external interrupt request.
- A subsequent external interrupt request can be latched only after the voltage level on the $\overline{\text{IRQ}}$ pin returns to logic 1 and then falls again to logic 0.

NOTE: If the $\overline{\text{IRQ}}$ pin is not in use, connect it to the V_{DD} pin.

4.3.3 Port B Interrupts

When these three conditions are true, a port B pin (PBx) acts as an external interrupt pin:

1. The corresponding port B pullup bit (PBPUx) in mask option register 1 (MOR1) is programmed to a logic 1.
2. The corresponding port B data direction bit (DDRBx) in data direction register B is a logic 0.
3. The clear interrupt mask (CLI) instruction has cleared the I bit in the condition code register.

MOR1 is an erasable, programmable read-only memory (EPROM) register that enables the port B pullup device. (See [9.5.2 Mask Option Register 1](#).) Data from MOR1 is latched on the rising edge of the voltage on the RESET pin.

Port B external interrupt pins can be falling-edge sensitive only or both falling-edge and low-level sensitive, depending on the state of the IRQ bit in the option register at location \$1FDF.

When the IRQ bit is a logic 1, a falling edge or a low level on a port B external interrupt pin latches an external interrupt request. As long as any port B external interrupt pin is low, an external interrupt request is present, and the CPU continues to execute the interrupt service routine.

When the IRQ bit is a logic 0, a falling-edge only on a port B external interrupt pin latches an external interrupt request. A subsequent port B external interrupt request can be latched only after the voltage level of the previous port B external interrupt signal returns to a logic 1 and then falls again to a logic 0.

Figure 4-3 shows the port B input/output (I/O) logic.

4.3.4 Capture/Compare Timer Interrupts

The capture/compare timer can generate these interrupts:

- Input capture interrupt
- Output compare interrupt
- Timer overflow interrupt

Setting the I bit in the condition code register disables all interrupts except for SWI and timer interrupts.

- **Input Capture Interrupt** — The input capture flag bit (ICF) indicates a transfer from the timer registers to the input capture registers. ICF becomes set when an active edge occurs on the TCAP pin. ICF generates an interrupt request if the input capture interrupt enable bit (ICIE) is set also.
- **Output Compare Interrupt** — The output compare flag bit (OCF) indicates a transfer of the output level bit (OLVL) to the TCMP pin. OCF becomes set when the 16-bit counter counts up to the value programmed in the output compare registers. OCF generates an interrupt request if the output compare interrupt enable bit (OCIE) is set also.




Figure 4-3. Port B I/O Logic

- **Timer Overflow Interrupt** — The timer overflow flag bit (TOF) becomes set when the 16-bit counter rolls over from \$FFFF to \$0000. TOF generates an interrupt request if the timer overflow interrupt enable bit (TOIE) is set also.

4.3.5 SCI Interrupts

The SCI can generate these interrupts:

- Transmit data register empty interrupt
- Transmission complete interrupt
- Receive data register full interrupt
- Receiver overrun interrupt
- Receiver input idle interrupt

Setting the I bit in the condition code register disables all SCI interrupts.

- **SCI Transmit Data Register Empty Interrupt** — The transmit data register empty bit (TDRE) indicates that the SCI data register is ready to receive a byte for transmission. TDRE becomes set when data in the SCI data register transfers to the transmit shift register. TDRE generates an interrupt request if the transmit interrupt enable bit (TIE) is set also.
- **SCI Transmission Complete Interrupt** — The transmission complete bit (TC) indicates the completion of an SCI transmission. TC becomes set when the TDRE bit becomes set and no data, preamble, or break character is being transmitted. TC generates an interrupt request if the transmission complete interrupt enable bit (TCIE) is set also.
- **SCI Receive Data Register Full Interrupt** — The receive data register full bit (RDRF) indicates that a byte is ready to be read in the SCI data register. RDRF becomes set when the data in the receive shift register transfers to the SCI data register. RDRF generates an interrupt request if the receive interrupt enable bit (RIE) is set also.

- **SCI Receiver Overrun Interrupt** — The overrun bit (OR) indicates that a received byte is lost because software has not read the previously received byte. OR becomes set when a byte shifts into the receive shift register before software reads the word already in the SCI data register. OR generates an interrupt request if the receive interrupt enable bit (RIE) is set also.
- **SCI Receiver Input Idle Interrupt** — The receiver input idle bit (IDLE) indicates that the SCI receiver input is not receiving data. IDLE becomes set when 10 or 11 consecutive logic ones appear on the receiver input. IDLE generates an interrupt request if the idle line interrupt enable bit (ILIE) is set also.

4.3.6 SPI Interrupts

The SPI can generate these interrupts:

- SPI transmission complete interrupt
- SPI mode fault interrupt

Setting the I bit in the condition code register disables all SPI interrupts.

- **SPI Transmission Complete Interrupt** — The SPI flag bit (SPIF) in the SPI status register indicates the completion of an SPI transmission. SPIF becomes set when a byte shifts into or out of the SPI data register. SPIF generates an interrupt request if the SPIE bit is set also.
- **SPI Mode Fault Interrupt** — The mode fault bit (MODF) in the SPI status register indicates an SPI mode error. MODF becomes set when a logic 0 occurs on the PD5/ \overline{SS} pin while the master bit (MSTR) in the SPI control register is set. MODF generates an interrupt request if the SPIE bit is set also.

4.4 Interrupt Processing

The CPU takes these actions to begin servicing an interrupt:

1. Stores the CPU registers on the stack in the order shown in [Figure 4-4](#)
2. Sets the I bit in the condition code register to prevent further interrupts
3. Loads the program counter with the contents of the appropriate interrupt vector locations as shown in [Table 4-1](#).

Table 4-1. Reset/Interrupt Vector Addresses

| Function | Source | Local Mask | Global Mask | Priority (1 = Highest) | Vector Address |
|--------------------------|-------------------------------|------------|-------------|----------------------------------|----------------|
| Reset | Power-on logic | None | None | 1 | \$1FFE-\$1FFF |
| | $\overline{\text{RESET}}$ pin | | | | |
| Software interrupt (SWI) | User code | None | None | Same priority as any instruction | \$1FFC-\$1FFD |
| External interrupt | $\overline{\text{IRQ}}$ pin | None | I bit | 2 | \$1FFA-\$1FFB |
| | Port B pins | | | | |
| Timer interrupts | ICF bit | ICIE bit | I bit | 3 | \$1FF8-\$1FF9 |
| | OCF bit | OCIE bit | | | |
| | TOF bit | TOIE bit | | | |
| SCI interrupts | TDRE bit | TCIE bit | I bit | 4 | \$1FF6-\$1FF7 |
| | TC bit | | | | |
| | RDRF bit | RIE bit | | | |
| | OR bit | | | | |
| | IDLE bit | | | | |
| SPI interrupts | SPIF bit | SPIE | I bit | 5 | \$1FF4-\$1FF5 |
| | MODF bit | | | | |

The return-from-interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in **Figure 4-4**.




Figure 4-4. Interrupt Stacking Order

NOTE: *If more than one interrupt request is pending, the CPU fetches the vector of the higher priority interrupt first. A higher priority interrupt does not interrupt a lower priority interrupt service routine unless the lower priority interrupt service routine clears the I bit. **Table 4-1** for a priority listing.*

Figure 4-5 shows the sequence of events caused by an interrupt.




Figure 4-5. Reset and Interrupt Processing Flowchart

Section 5. Resets

5.1 Contents

| | | |
|-------|---|----|
| 5.2 | Introduction | 63 |
| 5.3 | Reset Sources | 63 |
| 5.3.1 | Power-On Reset (POR) | 64 |
| 5.3.2 | External Reset | 64 |
| 5.3.3 | Computer Operating Properly (COP) Watchdog Reset | 64 |

5.2 Introduction

This section describes how resets initialize the MCU.

5.3 Reset Sources

A reset immediately stops the operation of the instruction being executed, initializes certain control bits, and loads the program counter with a user-defined reset vector address. These conditions produce a reset:

- Power-on reset (POR) — Initial power up
- External reset — A logic 0 applied to the $\overline{\text{RESET}}$ pin
- Internal computer operating properly (COP) watchdog timer reset

5.3.1 Power-On Reset (POR)

A positive transition on the V_{DD} pin generates a power-on reset (POR). The POR is strictly for the power-up condition and cannot be used to detect drops in power supply voltage.

A $4064 t_{CYC}$ (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If the \overline{RESET} pin is at logic 0 at the end of $4064 t_{CYC}$, the MCU remains in the reset condition until the signal on the \overline{RESET} pin goes to logic 1.

5.3.2 External Reset

The minimum time required for the MCU to recognize a reset is $1 \frac{1}{2} t_{CYC}$. A Schmitt trigger senses the logic level at the \overline{RESET} pin.

5.3.3 Computer Operating Properly (COP) Watchdog Reset

A timeout of the 18-stage ripple counter in the computer operating properly (COP) watchdog timer generates a reset. The COP watchdog timer, once enabled, is part of a software error detection system and must be cleared periodically to start a new timeout period. The timeout period is 65.536 ms when $f_{OSC} = 4$ MHz. The timeout period is a direct function of the crystal frequency. The equation is:

$$\text{Timeout period} = \frac{262,144}{f_{OSC}}$$

NOTE: A COP timeout does not pull the \overline{RESET} pin low.

For information on the COP watchdog timer in low-power modes, refer to [Section 6. Low-Power Modes](#).

Two memory locations control operation of the COP watchdog:

- **COP Enable Bit (NCOPE) in Mask Option Register 2 (MOR2)** — Programming the NCOPE bit in MOR2 to a logic 1 enables the COP watchdog. See [9.5.3 Mask Option Register 2](#).
- **COP Clear Bit (COPC) at Address \$1FF0** — To clear the COP watchdog and start a new COP timeout period, write a logic 0 to bit 0 of address \$1FF0. Reading address \$1FF0 returns the mask option register 1 (MOR1) data at that location. See [9.5.2 Mask Option Register 1](#).

Figure 5-1 is a diagram of the COP.




Figure 5-1. COP Watchdog Diagram

Section 6. Low-Power Modes

6.1 Contents

| | | |
|-------|-------------------------------------|----|
| 6.2 | Introduction | 67 |
| 6.3 | Stop Mode | 67 |
| 6.3.1 | SCI During Stop Mode | 69 |
| 6.3.2 | SPI During Stop Mode | 69 |
| 6.3.3 | COP Watchdog in Stop Mode | 70 |
| 6.4 | Wait Mode | 70 |
| 6.5 | Data-Retention Mode | 72 |

6.2 Introduction

This section describes the three low-power modes:

- Stop mode
- Wait mode
- Data-retention mode

6.3 Stop Mode

The STOP instruction places the microcontroller unit (MCU) in its lowest power consumption mode. In the stop mode, the internal oscillator is turned off, halting all internal processing including timer, serial communications interface (SCI), and master mode serial peripheral interface (SPI) operation.

See [Figure 6-1](#).




Figure 6-1. Stop/Wait Mode Function Flowchart

During stop mode, the I bit in the condition code register (CCR) is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output (I/O) lines remain unchanged. The processor can be brought out of stop mode only by an external interrupt or reset.

6.3.1 SCI During Stop Mode

When the MCU enters stop mode, the baud rate generator stops, halting all SCI activity. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. If a low input to the $\overline{\text{IRQ}}$ pin is used to exit stop mode, the transfer resumes.

If the SCI receiver is receiving data and stop mode is entered, received data sampling stops because the baud rate generator stops, and all subsequent data is lost. Therefore, all SCI transfers should be in the idle state when the STOP instruction is executed.

6.3.2 SPI During Stop Mode

When the MCU enters the stop mode, the baud rate generator stops, terminating all master mode SPI operations. If the STOP instruction is executed during an SPI transfer, that transfer halts until the MCU exits the stop mode by a low signal on the $\overline{\text{IRQ}}$ pin. If reset is used to exit stop mode, the SPI control and status bits are cleared, and the SPI is disabled.

If the MCU is in slave mode when the STOP instruction is executed, the slave SPI continues to operate and can still accept data and clock information in addition to transmitting its own data back to a master device. At the end of a possible transmission with a slave SPI in stop mode, no flags are set until a low on the $\overline{\text{IRQ}}$ pin wakes up the MCU.

NOTE: *Although a slave SPI in stop mode can exchange data with a master SPI, the status bits of a slave SPI are inactive in stop mode.*

6.3.3 COP Watchdog in Stop Mode

The STOP instruction has these effects on the computer operating properly (COP) watchdog:

- Turns off the oscillator and the COP watchdog counter
- Clears the COP watchdog counter

If the $\overline{\text{RESET}}$ pin brings the MCU out of stop mode, the COP watchdog begins counting immediately. The reset function clears the COP counter again after the $4064\text{-}t_{\text{CYC}}$ clock stabilization delay.

If the $\overline{\text{IRQ}}$ pin brings the MCU out of stop mode, the COP watchdog begins counting immediately. The IRQ function does not clear the COP counter again after the $4064\text{-}t_{\text{CYC}}$ clock stabilization delay.

See [Figure 6-2](#).

6.4 Wait Mode

The WAIT instruction places the MCU in an intermediate power-consumption mode. All CPU activity is suspended, but the oscillator, capture/compare timer, SCI, and SPI remain active. Any interrupt or reset brings the MCU out of wait mode. See [Figure 6-1](#).

The WAIT instruction has these effects on the CPU:

- Clears the I bit in the condition code register, enabling interrupts
- Stops the CPU clock, but allows the internal clock to drive the capture/compare timer, SCI, and SPI

The WAIT instruction does not affect any other registers or I/O lines. The capture/compare timer, SCI, and SPI can be enabled to allow a periodic exit from wait mode.

The COP watchdog is active during wait mode. Software must periodically bring the MCU out of wait mode to clear the COP watchdog.




Figure 6-2. COP Watchdog in Stop Mode Flowchart (NCOPE = 1)

6.5 Data-Retention Mode

In data-retention mode, the MCU retains random-access memory (RAM) contents and central processor unit (CPU) register contents at V_{DD} voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low power-consumption state during which it retains data, but the CPU cannot execute instructions.

To put the MCU in data-retention mode:

1. Drive the $\overline{\text{RESET}}$ pin to logic 0.
2. Lower V_{DD} voltage. The $\overline{\text{RESET}}$ pin must remain low continuously during data-retention mode.

To take the MCU out of data-retention mode:

1. Return V_{DD} to normal operating voltage.
2. Return the $\overline{\text{RESET}}$ pin to logic 1.

Section 7. Parallel Input/Output (I/O)

7.1 Contents

| | | |
|-------|---------------------------------|----|
| 7.2 | Introduction | 73 |
| 7.3 | Port A | 74 |
| 7.3.1 | Port A Data Register | 74 |
| 7.3.2 | Data Direction Register A | 75 |
| 7.3.3 | Port A Logic | 76 |
| 7.4 | Port B | 77 |
| 7.4.1 | Port B Data Register | 77 |
| 7.4.2 | Data Direction Register B | 78 |
| 7.4.3 | Port B Logic | 79 |
| 7.5 | Port C | 81 |
| 7.5.1 | Port C Data Register | 81 |
| 7.5.2 | Data Direction Register C | 82 |
| 7.5.3 | Port C Logic | 83 |
| 7.6 | Port D | 84 |

7.2 Introduction

This section describes the programming of ports A, B, C, and D.

7.3 Port A

Port A is an 8-bit, general-purpose, bidirectional input/output (I/O) port.

7.3.1 Port A Data Register

The port A data register (PORTA) shown in [Figure 7-1](#) contains a data latch for each of the eight port A pins. When a port A pin is programmed to be an output, the state of its data register bit determines the state of the output pin. When a port A pin is programmed to be an input, reading the port A data register returns the logic state of the pin.




Figure 7-1. Port A Data Register (PORTA)

PA7–PA0 — Port A Data Bits

These read/write bits are software programmable. Data direction of each bit is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

7.3.2 Data Direction Register A

The contents of data direction register A (DDRA) shown in **Figure 7-2** determine whether each port A pin is an input or an output. Writing a logic 1 to a DDRA bit enables the output buffer for the associated port A pin; a logic 0 disables the output buffer. A reset clears all DDRA bits, configuring all port A pins as inputs.




Figure 7-2. Data Direction Register A (DDRA)

DDRA7–DDRA0 — Port A Data Direction Bits

These read/write bits control port A data direction. Reset clears bits DDRA7–DDRA0.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

NOTE: *Avoid glitches on port A pins by writing to the port A data register before changing DDRA bits from logic 0 to logic 1.*

7.3.3 Port A Logic

Figure 7-3 is a diagram of the port A I/O logic.




Figure 7-3. Port A I/O Logic

When a port A pin is programmed to be an output, the state of its data register bit determines the state of the output pin. When a port A pin is programmed to be an input, reading the port A data register returns the logic state of the pin.

The data latch can always be written, regardless of the state of its DDRA bit. Table 7-1 summarizes the operation of the port A pins.

Table 7-1. Port A Pin Functions

| DDRA Bit | I/O Pin Mode | Accesses to DDRA | | Accesses to PORTA | |
|----------|----------------------------|------------------|--|-------------------|------------------------|
| | | Read/Write | | Read | Write |
| 0 | Input, Hi-Z ⁽¹⁾ | DDRA7–DDRA0 | | Pin | PA7–PA0 ⁽²⁾ |
| 1 | Output | DDRA7–DDRA0 | | PA7–PA0 | PA7–PA0 |

1. Hi-Z = high impedance

2. Writing affects data register but does not affect input.

NOTE: To avoid excessive current draw, tie all unused input pins to V_{DD} or V_{SS} or change I/O pins to outputs by writing to DDRA in user code as early as possible.

7.4 Port B

Port B is an 8-bit, general-purpose, bidirectional I/O port. Port B pins can also be configured to function as external interrupts. The port B pullup devices are enabled in mask option register 1 (MOR1). See [9.5.2 Mask Option Register 1](#) and [4.3.3 Port B Interrupts](#).

7.4.1 Port B Data Register

The port B data register (PORTB) shown in [Figure 7-4](#) contains a data latch for each of the eight port B pins.




Figure 7-4. Port B Data Register (PORTB)

PB7–PB0 — Port B Data Bits

These read/write bits are software programmable. Data direction of each bit is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

7.4.2 Data Direction Register B

The contents of data direction register B (DDRB) shown in [Figure 7-5](#) determine whether each port B pin is an input or an output. Writing a logic 1 to a DDRB bit enables the output buffer for the associated port B pin; a logic 0 disables the output buffer. A reset clears all DDRB bits, configuring all port B pins as inputs. If the pullup devices are enabled by mask option, setting a DDRB bit to a logic 1 turns off the pullup device for that pin.

Address: \$0005

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|
| Read: | | | | | | | | |
| Write: | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 7-5. Data Direction Register B (DDRB)

DDRB7–DDRB0 — Port B Data Direction Bits

These read/write bits control port B data direction. Reset clears bits DDRB7–DDRB0.

- 1 = Corresponding port B pin configured as output
- 0 = Corresponding port B pin configured as input

NOTE: *Avoid glitches on port B pins by writing to the port B data register before changing DDRB bits from logic 0 to logic 1.*

7.4.3 Port B Logic

Figure 7-6 shows the port B I/O logic.




Figure 7-6. Port B I/O Logic

Parallel Input/Output (I/O)

When a port B pin is programmed as an output, reading the port bit reads the value of the data latch and not the voltage on the pin itself. When a port B pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data latch can always be written, regardless of the state of its DDRB bit.

Table 7-2. Port B Pin Functions

| DDRB Bit | I/O Pin Mode | Accesses to DDRB | Accesses to PORTB | |
|----------|----------------------------|------------------|-------------------|------------------------|
| | | Read/Write | Read | Write |
| 0 | Input, Hi-Z ⁽¹⁾ | DDRB7–DDRB0 | Pin | PB7–PB0 ⁽²⁾ |
| 1 | Output | DDRB7–DDRB0 | PB7–PB0 | PB7–PB0 |

1. Hi-Z = high impedance

2. Writing affects data register but does not affect input.

NOTE: *To avoid excessive current draw, tie all unused input pins to V_{DD} or V_{SS} , or for I/O pins change to outputs by writing to DDRB in user code as early as possible.*

7.5 Port C

Port C is an 8-bit, general-purpose, bidirectional I/O port. PC7 has a high current sink and source capability.

7.5.1 Port C Data Register

The port C data register (PORTC) shown in **Figure 7-7** contains a data latch for each of the eight port C pins. When a port C pin is programmed to be an output, the state of its data register bit determines the state of the output pin. When a port C pin is programmed to be an input, reading the port C data register returns the logic state of the pin.




Figure 7-7. Port C Data Register (PORTC)

PC7–PC0 — Port C Data Bits

These read/write bits are software programmable. Data direction of each bit is under the control of the corresponding bit in data direction register C. PC7 has a high current sink and source capability. Reset has no effect on port C data.

7.5.2 Data Direction Register C

The contents of data direction register C (DDRC) shown in **Figure 7-8** determine whether each port C pin is an input or an output. Writing a logic 1 to a DDRC bit enables the output buffer for the associated port C pin; a logic 0 disables the output buffer. A reset clears all DDRC bits, configuring all port C pins as inputs.




Figure 7-8. Data Direction Register C (DDRC)

DDRC7–DDRC0 — Port C Data Direction Bits

These read/write bits control port C data direction. Reset clears bits DDRC7–DDRC0.

1 = Corresponding port C pin configured as output

0 = Corresponding port C pin configured as input

NOTE: *Avoid glitches on port C pins by writing to the port C data register before changing DDRC bits from logic 0 to logic 1.*

7.5.3 Port C Logic

Figure 7-9 shows port C I/O logic.




Figure 7-9. Port C I/O Logic

When a port C pin is programmed as an output, reading the port bit reads the value of the data latch and not the voltage on the pin. When a port C pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data latch can always be written, regardless of the state of its DDRC bit. Table 7-1 summarizes the operation of the port C pins.

Table 7-3. Port C Pin Functions

| DDRC Bit | I/O Pin Mode | Accesses to DDRC | | Accesses to PORTC | |
|----------|----------------------------|------------------|--|-------------------|------------------------|
| | | Read/Write | | Read | Write |
| 0 | Input, Hi-Z ⁽¹⁾ | DDRC7–DDRC0 | | Pin | PC7–PC0 ⁽²⁾ |
| 1 | Output | DDRC7–DDRC0 | | PC7–PC0 | PC7–PC0 |

1. Hi-Z = high impedance

2. Writing affects data register but does not affect input.

NOTE: To avoid excessive current draw, tie all unused input pins to V_{DD} or V_{SS} or change I/O pins to outputs by writing to DDRC in user code as early as possible.

7.6 Port D

Port D is a 7-bit, special-purpose, input-only port that has no data register. Reading address \$0003 returns the logic states of the port D pins.

Port D shares pins PD5–PD2 with the serial peripheral interface module (SPI). When the SPI is enabled, PD5–PD2 read as logic 0s. When the SPI is disabled, reading address \$0003 returns the logic states of the PD5–PD2 pins.

Port D shares pins PD1 and PD0 with the SCI module. When the SCI is enabled, PD1 and PD0 read as logic 0s. When the SCI is disabled, reading address \$0003 returns the logic states of the PD1 and PD0 pins.



Figure 7-10. Port D Fixed Input Register (PORTD)

Section 8. Capture/Compare Timer

8.1 Contents

| | | |
|-------|-------------------------------------|----|
| 8.2 | Introduction | 85 |
| 8.3 | Timer Operation | 85 |
| 8.3.1 | Input Capture | 88 |
| 8.3.2 | Output Compare | 89 |
| 8.4 | Timer I/O Registers | 90 |
| 8.4.1 | Timer Control Register | 90 |
| 8.4.2 | Timer Status Register | 92 |
| 8.4.3 | Timer Registers | 93 |
| 8.4.4 | Alternate Timer Registers | 94 |
| 8.4.5 | Input Capture Registers | 95 |
| 8.4.6 | Output Compare Registers | 96 |

8.2 Introduction

This section describes the operation of the 16-bit capture/compare timer. **Figure 8-1** shows the structure of the timer module. **Figure 8-2** is a summary of the timer input/output (I/O) registers.

8.3 Timer Operation

The core of the capture/compare timer is a 16-bit free-running counter. The counter is the timing reference for the input capture and output compare functions. The input capture and output compare functions can latch the times at which external events occur, measure input waveforms, and generate output waveforms and timing delays. Software can read the value in the counter at any time without affecting the counter sequence.

Capture/Compare Timer




Figure 8-1. Timer Block Diagram

Because of the 16-bit timer architecture, the I/O registers for the input capture and output compare functions are pairs of 8-bit registers.

Because the counter is 16 bits long and preceded by a fixed divide-by-four prescaler, the counter rolls over every 262,144 internal clock cycles. Timer resolution with a 4-MHz crystal is 2 μ s.

| Addr. | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |
|--------|--|--------|--------------------------------|--------|--------|--------|--------|--------|-------|-------|
| \$0012 | Timer Control Register (TCR) See page 90. | Read: | ICIE | OCIE | TOIE | 0 | 0 | 0 | IEDG | OLVL |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | U | 0 |
| \$0013 | Timer Status Register (TSR) See page 92. | Read: | ICF | OCF | TOF | 0 | 0 | 0 | 0 | 0 |
| | | Write: | | | | | | | | |
| | | Reset: | U | U | U | 0 | 0 | 0 | 0 | 0 |
| \$0014 | Input Capture Register High (ICRH) See page 96. | Read: | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0015 | Input Capture Register Low (ICRL) See page 96. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0016 | Output Compare Register High (OCRH) See page 96. | Read: | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0017 | Output Compare Register Low (OCRL) See page 96. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |
| \$0018 | Timer Register High (TRH) See page 93. | Read: | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| | | Write: | | | | | | | | |
| | | Reset: | Reset initializes TRH to \$FF | | | | | | | |
| \$0019 | Timer Register Low (TRL) See page 93. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Reset initializes TRL to \$FC | | | | | | | |
| \$001A | Alternate Timer Register High (ATRH) See page 94. | Read: | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| | | Write: | | | | | | | | |
| | | Reset: | Reset initializes ATRH to \$FF | | | | | | | |
| \$001B | Alternate Timer Register Low (ATRL) See page 94. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Reset initializes ATRL to \$FC | | | | | | | |

= Unimplemented U = Unaffected

Figure 8-2. Timer I/O Register Summary

8.3.1 Input Capture

The input capture function can record the time at which an external event occurs. When the input capture circuitry detects an active edge on the input capture pin (TCAP), it latches the contents of the timer registers into the input capture registers. The polarity of the active edge is programmable.

Latching values into the input capture registers at successive edges of the same polarity measures the period of the input signal on the TCAP pin. Latching the counter values at successive edges of opposite polarity measures the pulse width of the signal. **Figure 8-3** shows the logic of the input capture function.




Figure 8-3. Input Capture Operation

8.3.2 Output Compare

The output compare function can generate an output signal when the 16-bit counter reaches a selected value. Software writes the selected value into the output compare registers. On every fourth internal clock cycle the output compare circuitry compares the value of the counter to the value written in the output compare registers. When a match occurs, the timer transfers the programmable output level bit (OLVL) from the timer control register to the output compare pin (TCMP).

Software can use the output compare register to measure time periods, to generate timing delays, or to generate a pulse of specific duration or a pulse train of specific frequency and duty cycle on the TCMP pin.

Figure 8-4 shows the logic of the output compare function.




Figure 8-4. Output Compare Operation

8.4 Timer I/O Registers

These registers control and monitor the timer operation:

- Timer control register (TCR)
- Timer status register (TSR)
- Timer registers (TRH and TRL)
- Alternate timer registers (ATRH and ATRL)
- Input capture registers (ICRH and ICRL)
- Output compare registers (OCRH and OCRL)

8.4.1 Timer Control Register

The timer control register as shown in [Figure 8-5](#) performs these functions:

- Enables input capture interrupts
- Enables output compare interrupts
- Enables timer overflow interrupts
- Controls the active edge polarity of the TCAP signal
- Controls the active level of the TCMP output

Address: \$0012

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|------|------|---|---|---|------|-------|
| Read: | ICIE | OCIE | TOIE | 0 | 0 | 0 | IEDG | OLVL |
| Write: | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | U | 0 |

U = Unaffected

Figure 8-5. Timer Control Register (TCR)

ICIE — Input Capture Interrupt Enable Bit

This read/write bit enables interrupts caused by an active signal on the TCAP pin. Reset clears the ICIE bit.

- 1 = Input capture interrupts enabled
- 0 = Input capture interrupts disabled

OCIE — Output Compare Interrupt Enable Bit

This read/write bit enables interrupts caused by an active signal on the TCMP pin. Reset clears the OCIE bit.

- 1 = Output compare interrupts enabled
- 0 = Output compare interrupts disabled

TOIE — Timer Overflow Interrupt Enable Bit

This read/write bit enables interrupts caused by a timer overflow. Reset clears the TOIE bit.

- 1 = Timer overflow interrupts enabled
- 0 = Timer overflow interrupts disabled

IEDG — Input Edge Bit

The state of this read/write bit determines whether a positive or negative transition on the TCAP pin triggers a transfer of the contents of the timer register to the input capture registers. Reset has no effect on the IEDG bit.

- 1 = Positive edge (low-to-high transition) triggers input capture
- 0 = Negative edge (high-to-low transition) triggers input capture

OLVL — Output Level Bit

The state of this read/write bit determines whether a logic 1 or a logic 0 appears on the TCMP pin when a successful output compare occurs. Reset clears the OLVL bit.

- 1 = TCMP goes high on output compare
- 0 = TCMP goes low on output compare

Bits 4–2 — Not used; these bits always read 0

8.4.2 Timer Status Register

This read-only register shown in **Figure 8-6** contains flags for these events:

- An active signal on the TCAP pin, transferring the contents of the timer registers to the input capture registers
- A match between the 16-bit counter and the output compare registers, transferring the OLVL bit to the TCMP pin
- A timer rollover from \$FFFF to \$0000

Address: \$0013

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|-----|-----|---|---|---|---|-------|
| Read: | ICF | OCF | TOF | 0 | 0 | 0 | 0 | 0 |
| Write: | | | | | | | | |
| Reset: | U | U | U | 0 | 0 | 0 | 0 | 0 |

= Unimplemented
 U = Unaffected

Figure 8-6. Timer Status Register (TSR)

ICF — Input Capture Flag

The ICF bit is set automatically when an edge of the selected polarity occurs on the TCAP pin. Clear the ICF bit by reading the timer status register with ICF set and then reading the low byte (\$0015) of the input capture registers. Reset has no effect on ICF.

- 1 = Input capture
- 0 = No input capture

OCF — Output Compare Flag

The OCF bit is set automatically when the value of the timer registers matches the contents of the output compare registers. Clear the OCF bit by reading the timer status register with OCF set and then reading the low byte (\$0017) of the output compare registers. Reset has no effect on OCF.

- 1 = Output compare
- 0 = No output compare

TOF — Timer Overflow Flag

The TOF bit is set automatically when the 16-bit counter rolls over from \$FFFF to \$0000. Clear the TOF bit by reading the timer status register with TOF set and then reading the low byte (\$0019) of the timer registers. Reset has no effect on TOF.

1 = Timer overflow

0 = No timer overflow

Bits 4–0 — Not used; these bits always read 0

8.4.3 Timer Registers

The read-only timer registers shown in **Figure 8-7** contain the current high and low bytes of the 16-bit counter. Reading TRH before reading TRL causes TRL to be latched until TRL is read. Reading TRL after reading the timer status register clears the timer overflow flag bit (TOF). Writing to the timer registers has no effect.




Figure 8-7. Timer Registers (TRH and TRL)

Reading TRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer, as shown in **Figure 8-8**. The buffer value remains fixed even if the high byte is read more than once. Reading TRL reads the transparent low byte buffer and completes the read sequence of the timer registers.




Figure 8-8. Timer Register Reads

NOTE: To prevent interrupts from occurring between readings of TRH and TRL, set the interrupt mask (I bit) in the condition code register before reading TRH, and clear the mask after reading TRL.

8.4.4 Alternate Timer Registers

The alternate timer registers shown in **Figure 8-9** contain the current high and low bytes of the 16-bit counter. Reading ATRH before reading ATRL causes ATRL to be latched until ATRL is read. Reading does not affect the timer overflow flag (TOF). Writing to the alternate timer registers has no effect.

| | | | | | | | | |
|---|--------------------------------|-----------------|----|----|----|----|---|-------|
| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| Register Name and Address: Alternate Timer Register High — \$001A | | | | | | | | |
| Read: | Bit 15 | 14 | 13 | 12 | 11 | 10 | 9 | Bit 8 |
| Write: | | | | | | | | |
| Reset: | Reset initializes ATRH to \$FF | | | | | | | |
| Register Name and Address: Alternate Timer Register Low — \$001B | | | | | | | | |
| Read: | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| Write: | | | | | | | | |
| Reset: | Reset initializes ATRL to \$FC | | | | | | | |
| | | = Unimplemented | | | | | | |

Figure 8-9. Alternate Timer Registers (ATRH and ATRL)

Reading ATRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer, as shown in [Figure 8-10](#).




Figure 8-10. Alternate Timer Register Reads

NOTE: To prevent interrupts from occurring between readings of ATRH and ATRL, set the interrupt mask (I bit) in the condition code register before reading ATRH, and clear the mask after reading ATRL.

8.4.5 Input Capture Registers

When a selected edge occurs on the TCAP pin, the current high and low bytes of the 16-bit counter are latched into the read-only input capture registers shown in [Figure 8-11](#). Reading ICRH before reading ICRL inhibits further captures until ICRL is read. Reading ICRL after reading the timer status register clears the input capture flag (ICF). Writing to the input capture registers has no effect.

NOTE: To prevent interrupts from occurring between readings of ICRH and ICRL, set the interrupt mask (I bit) in the condition code register before reading ICRH and clear the mask after reading ICRL.




Figure 8-11. Input Capture Registers (ICRH and ICRL)

8.4.6 Output Compare Registers

When the value of the 16-bit counter matches the value in the read/write output compare registers shown in [Figure 8-12](#), the planned TCMP pin action takes place. Writing to OCRH before writing to OCRL inhibits timer compares until OCRL is written. Reading or writing to OCRL after reading the timer status register clears the output compare flag (OCF).




Figure 8-12. Output Compare Registers (OCRH and OCRL)

To prevent OCF from being set between the time it is read and the time the output compare registers are updated, use this procedure:

1. Disable interrupts by setting the I bit in the condition code register.
2. Write to OCRH. Compares are now inhibited until OCRL is written.
3. Clear bit OCF by reading the timer status register (TSR).
4. Enable the output compare function by writing to OCRL.
5. Enable interrupts by clearing the I bit in the condition code register.

Section 9. EPROM/OTPROM (PROM)

9.1 Contents

| | | |
|-------|---|-----|
| 9.2 | Introduction | 100 |
| 9.3 | EPROM/OTPROM (PROM) Programming | 100 |
| 9.3.1 | Program Register | 105 |
| 9.3.2 | Preprogramming Steps | 106 |
| 9.4 | PROM Programming Routines | 107 |
| 9.4.1 | Program and Verify PROM | 107 |
| 9.4.2 | Verify PROM Contents | 108 |
| 9.4.3 | Secure PROM | 108 |
| 9.4.4 | Secure PROM and Verify | 109 |
| 9.4.5 | Secure PROM and Dump | 109 |
| 9.4.6 | Load Program into RAM and Execute | 110 |
| 9.4.7 | Execute Program in RAM | 111 |
| 9.4.8 | Dump PROM Contents | 111 |
| 9.5 | Control Registers | 112 |
| 9.5.1 | Option Register | 112 |
| 9.5.2 | Mask Option Register 1 | 113 |
| 9.5.3 | Mask Option Register 2 | 114 |
| 9.6 | EPROM Erasing | 114 |

9.2 Introduction

This section describes erasable, programmable read-only memory/one-time programmable read-only memory (EPROM/OTPROM (PROM)) programming.

9.3 EPROM/OTPROM (PROM) Programming

The internal PROM can be programmed efficiently using the Motorola MC68HC05PGMR-2 programmer board, which can be purchased from a Motorola-authorized distributor. The user can program the microcontroller unit (MCU) using this printed circuit board (PCB) in conjunction with an EPROM device already programmed with user code.

Only standalone programming is discussed in this section. For more information concerning the MC68HC05PGMR and its usages, contact a local Motorola representative for a copy of the *MC68HC05PGMR Programmer Board User's Manual #2*, Motorola document order number MC68HC05PGMR2/D1.

Refer to [Figure 9-1](#) for an EPROM programming flowchart. [Figure 9-2](#) provides a schematic of the MC68HC05PGMR PCB with the reference designators defined in [Table 9-1](#).

Table 9-1. MC68HC05PGMR PCB Reference Designators

| Reference Designators | Device Type | Ground | +5 V | +12 V | -12 V | V _{PP} | Notes |
|-----------------------|-------------|--------|---------------|-------|-------|-----------------|---------------------|
| U1 | 2764 | 14, 20 | 1, 26, 27, 28 | — | — | — | 8 K x 8-bit EPROM |
| U2 | MCU | 20 | 40 | — | — | 3 | 40-pin DIP socket |
| U3 | MCU | 22 | 44 | — | — | 4 | 44-lead PLCC socket |
| U4 | MC145406 | 9 | 16 | 1 | 8 | — | Driver/receiver |
| VR1 | NMA0512S | 2.5 | 1 | 6 | 4 | — | DC-DC converter |





Figure 9-1. EPROM/OTPROM Programming Flowchart

EPROM/OTPROM (PROM)



Notes:

1. The asterisk (*) denotes option T command only.
2. Unless otherwise specified, resistors are in ohms, $\pm 5\%$ 1/4 W; capacitors are in μF ; voltages are dc.
3. Device type numbers shown in circuit are for reference only. Device type number varies with manufacturer.

Figure 9-2. PROM Programming Circuit




Figure 9-2. PROM Programming Circuit (Continued)

EPROM/OTPROM (PROM)

To program the PROM MCU, the MCU is installed in the PCB, along with an EPROM device programmed with user code; the MCU is then subjected to a series of routines. The routines necessary to program, verify, and secure the PROM MCU are:

- Program and verify PROM
- Verify PROM contents only
- Secure PROM and verify
- Secure PROM and dump through serial communication interface (SCI)

Other board routines available to the user are:

- Load program into random-access memory (RAM) and execute
- Execute program in RAM
- Dump PROM contents (binary upload)

The user first configures the MCU for the bootstrap mode of operations by installing a fabricated jumper across pins 1 and 2 of the board's mode select header, J1. Next, the board's mode switches (S3, S4, S5, and S6) are set to determine the routine to be executed after the next reset, as shown in [Table 9-2](#).

Table 9-2. PROM Programming Routines

| Routine | S3 | S4 | S5 | S6 |
|-----------------------------------|-----|-----|-----|-----|
| Program and verify PROM | Off | Off | Off | Off |
| Verify PROM contents (only) | Off | Off | On | Off |
| Secure PROM contents and verify | On | Off | On | Off |
| Secure PROM contents and dump | On | On | On | Off |
| Load program into RAM and execute | Off | On | Off | Off |
| Execute program in RAM | Off | Off | Off | On |
| Dump PROM contents | Off | On | On | Off |

9.3.1 Program Register

The program register shown in [Figure 9-3](#) is used for PROM programming.

Address: \$001C

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|---|---|---|---|-----|---|-------|
| Read: | 0 | 0 | 0 | 0 | 0 | LAT | 0 | PGM |
| Write: | 0 | 0 | 0 | 0 | 0 | LAT | 0 | PGM |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 9-3. Program Register (PROG)

LAT — Latch Enable Bit

This bit is both readable and writable.

1 = Enables PROM data and address bus latches for programming on the next byte write cycle

0 = Latch disabled. PROM data and address buses are unlatched for normal CPU operations.

PGM — Program Bit

If LAT is cleared, PGM cannot be set.

1 = Enables V_{PP} power to the PROM for programming

0 = V_{PP} is disabled.

Bits 1 and 3–7 — Not used; always read 0

9.3.2 Preprogramming Steps

Before programming the PROM using an MC68HC05PGMR PCB in standalone mode, the user should ensure that:

- A jumper is installed on pins 1 and 2 of mode select header J1.
- An EPROM is programmed with the necessary user code.
- The erasure window (if any) of the device to be programmed is covered.
- V_{DD} of +5 Vdc is available on the board.
- V_{PP} is available on the board.

CAUTION: *If the V_{PP} level at the MCU exceeds +16 Vdc, then the MC68HC705C4A MCU device will suffer permanent damage.*

Once those conditions are met, the user should take these steps before beginning programming:

1. Remove the V_{PP} power source.
2. Set switch 1 in the OFF position (removes V_{DD}).
3. Place the programmed EPROM in socket U1.
4. Insert the erased PROM MCU device to be programmed in the proper socket:
 - a. MC68HC705C8S or MC68HC705C8P in socket U2 (40-pin DIP) or
 - b. MC68HC705C8FN in socket U3 (44-pin PLCC) with the device notch at the upper right corner of the socket.
5. Set switch S2 in the RESET position.

NOTE: *No PROM MCU should be inserted in or removed from its board socket (U2 or U3) while V_{PP} (P1, slot 5) or V_{DD} (switch 1) is active on the board.*

9.4 PROM Programming Routines

The routines described in this subsection are necessary to program, verify, and secure the PROM device and other routines available to the user.

9.4.1 Program and Verify PROM

The program and verify PROM routine copies the contents of the external EPROM into the MCU PROM with direct correspondence between the addresses. Memory addresses in the MCU that are not implemented in PROM are skipped. Unprogrammed addresses in the EPROM being copied should contain \$00 bytes to speed up the programming process.

To run the program and verify the PROM routine on the PROM MCU, take these steps:

1. Set switch 1 in the ON position (restores V_{DD}).
2. Restore the V_{PP} power source.
3. Set switches S3, S4, S5, and S6 in the OFF position (selects proper routine).
4. Set switch 2 in the OUT position (routine is activated).
The red light-emitting diode (LED) is illuminated, showing that the programming part of the routine is running. The LED goes out when programming is finished. The verification part of the routine now begins. When the green LED is illuminated, verification is successfully completed and the routine is finished.
5. Set switch 2 in the RESET position.

At this point, if no other MCU is to be programmed or secured, remove V_{PP} power from the board. If another routine is to be performed on the MCU being programmed, the user can then set switches S3, S4, S5, and S6 to the positions necessary to select the next routine and begin the routine by setting switch 2 to the OUT position. If no other routine is to be performed, remove V_{DD} from the board and remove the MCU from the programming socket.

9.4.2 Verify PROM Contents

The verify PROM contents routine is normally run automatically after the PROM is programmed. Direct entry to this routine causes the PROM contents of the MCU to be compared to the contents of the external memory locations of the EPROM at the same addresses.

To invoke the verify PROM contents routine of the MCU, take these steps:

1. Set switch 1 in the ON position (restores V_{DD}).
2. Connect V_{PP} to V_{DD} .
3. Set switches S3, S4, and S6 in the OFF position.
4. Set S5 in the ON position.
5. Set switch 2 in the OUT position (routine is activated).
The red LED is not illuminated during this routine, since no programming takes place. If verification fails, the routine halts with the failing address in the external memory bus. When the green LED is illuminated, verification is completed successfully and the routine is finished.
6. Set switch 2 in the RESET position.

At this point, if another routine is to be performed on the MCU being programmed, the user can set switches S3, S4, S5, and S6 to the positions necessary to select the next routine and move switch S2 to the OUT position to start the routine. If no other routine is to be performed, remove V_{DD} from the board and remove the MCU from the programming socket.

9.4.3 Secure PROM

The secure PROM routines are used after the PROM is successfully programmed and verified. Only the SEC bit of the option register (\$1FDF) is programmed, but V_{PP} is necessary. Once this bit is programmed, PROM is secure and can be neither verified nor dumped.

9.4.4 Secure PROM and Verify

This routine is used after the PROM is programmed successfully to verify the contents of the MCU PROM against the contents of the EPROM and then to secure the PROM. To accomplish this routine, take these steps:

1. Set switch 1 in the ON position (restores V_{DD}).
2. Restore V_{PP} power to the programming board.
3. Set switches S4 and S6 in the OFF position.
4. Set switches S3 and S5 in the ON position.
5. Set switch 2 in the OUT position (routine is activated).
 Execution time for this routine is about one second.
6. Set switch 2 in the RESET position when the routine is completed.

No LED is illuminated during this routine. Further, the end of the routine does not mean that the SEC bit was verified. To ensure that security is properly enabled, attempt to perform another verify routine. If the green LED does not light, the PROM has been secured properly.

9.4.5 Secure PROM and Dump

This routine is used after the PROM is successfully programmed to dump the contents of the MCU PROM through the SCI (binary upload) and then to secure the PROM. To accomplish this routine, take these steps:

1. Set switch 1 in the ON position (restores V_{DD}).
2. Restore V_{PP} power to the programming board.
3. Set switch S6 in the OFF position.
4. Set switches S3, S4, and S5 in the ON position.
5. Set switch 2 in the OUT position (routine is activated).
 Execution time for this routine is about one second.
6. Set switch 2 in the RESET position when the routine is completed.

No LED is illuminated during this routine. Further, the end of the routine does not mean that the SEC bit was verified. To ensure that security is properly enabled, attempt to perform another verify routine. If the green LED does not light, the PROM has been secured properly.

9.4.6 Load Program into RAM and Execute

In the load program in random-access memory (RAM) and execute routine, user programs are loaded via the serial communications interface (SCI) port and then executed. Data is loaded sequentially starting at address \$0050. After the last byte is loaded, control is transferred to the RAM program starting at \$0051. The first byte loaded is the count of the total number of bytes in the program plus the count byte. The program starts at location \$0051 in RAM. During initialization, the SCI is configured for eight data bits and one stop bit. The baud rate is 4800 with a 2-MHz crystal or 9600 with a 4-MHz crystal.

To load a program into RAM and execute it, take these steps:

1. Set switch 1 in the ON position (restores V_{DD}).
2. Connect V_{PP} to V_{DD} .
3. Set switches S3, S5, and S6 in the OFF position.
4. Set switch S4 in the ON position.
5. Set switch 2 in the OUT position (routine is activated).

The downloaded program starts executing as soon as the last byte is received by the SCI.

Execution of the routine can be held off by setting the byte count in the count byte (the first byte loaded) to a value greater than the number of bytes to be loaded. After loading the last byte, the firmware waits for more data. Program execution does not begin. At this point, placing switch 2 in the RESET position resets the MCU with the RAM data intact. Any other routine can be entered, including the one to execute the program in RAM, simply by setting switches S3–S6 as necessary to select the desired routine, then setting switch 2 in the OUT position.

9.4.7 Execute Program in RAM

This routine allows the MCU to transfer control to a program previously loaded in RAM. This program is executed once bootstrap mode is entered, if switch S6 is in the ON position and switch 2 is in the OUT position, without any firmware initialization. The program must start at location \$0051 to be compatible with the load program in RAM routine.

To run the execute program in RAM routine, take these steps:

1. Set switch 1 in the ON position (restores V_{DD}).
2. Connect V_{PP} to V_{DD} .
3. Set switch S6 in the OFF position.
4. Switches S3, S4, and S5 can be in either position.
5. Set switch 2 in the OUT position (routine is activated).

9.4.8 Dump PROM Contents

In the dump PROM contents routine, the PROM contents are dumped sequentially to the SCI output, provided the PROM has not been secured. The first location sent is \$0020 and the last location sent is \$1FFF. Unused locations are skipped so that no gaps exist in the data stream. The external memory address lines indicate the current location being sent. Data is sent with eight data bits and one stop bit at 4800 baud with a 2-MHz crystal or 9600 baud with a 4-MHz crystal.

To run the dump PROM contents routine, take these steps:

1. Set switch 1 in the ON position (restores V_{DD}).
2. Connect V_{PP} to V_{DD} .
3. Set switches S3 and S6 in the OFF position.
4. Set switches S4 and S5 in the ON position.
5. Set switch 2 in the OUT position (routine is activated).
6. Once PROM dumping is complete, set switch 2 in the RESET position.

9.5 Control Registers

This subsection describes three registers that control:

- Memory configuration
- PROM security
- IRQ edge or level sensitivity
- Port B pullups
- Non-programmable computer operating properly (COP) watchdog timer enable/disable

9.5.1 Option Register

The option register (option) shown in **Figure 9-4** is used to select the IRQ sensitivity, enable the PROM security, and select the memory configuration.

Address: \$1FDF

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|---|---|---|------|---|-----|-------|
| Read: | 0 | 0 | 0 | 0 | SEC* | | IRQ | 0 |
| Write: | 0 | 0 | 0 | 0 | SEC* | | IRQ | 0 |
| Reset: | 0 | 0 | 0 | 0 | * | U | 1 | 0 |

= Unimplemented U = Unaffected
 *Implemented as an EPROM cell

Figure 9-4. Option Register (Option)

SEC — Security Bit

This bit is implemented as an EPROM cell and is not affected by reset.

1 = Security enabled.

0 = Security off; bootloader able to be enabled

IRQ — Interrupt Request Pin Sensitivity Bit

IRQ is set only by reset, but can be cleared by software. This bit can only be written once.

1 = $\overline{\text{IRQ}}$ pin is both negative edge- and level-sensitive.

0 = IRQ pin is negative edge-sensitive only.

Bits 7–4 and 0 — Not used; always read 0

Bit 2 — Unaffected by reset; reads either 1 or 0

9.5.2 Mask Option Register 1

The mask option register 1 (MOR1) shown in [Figure 9-5](#) is an EPROM register that enables the port B pullup devices. Data from MOR1 is latched on the rising edge of the voltage on the $\overline{\text{RESET}}$ pin. (See [4.3.3 Port B Interrupts](#).)

Address: \$1FF0

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---------|---------------------|-------|-------|-------|-------|-------|-------|----------------|
| Read: | PBPU7 | PBPU6 | PBPU5 | PBPU4 | PBPU3 | PBPU2 | PBPU1 | PBPU0/ COPC |
| Write: | | | | | | | | |
| Reset: | Unaffected by reset | | | | | | | |
| Erased: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 9-5. Mask Option Register 1 (MOR1)

PBPU7–PBPU0/COPC — Port B Pullup Enable Bits 7–0

These EPROM bits enable the port B pullup devices.

1 = Port B pullups enabled

0 = Port B pullups disabled

NOTE: *PBPU0/COPC programmed to a 1 enables the port B pullup bit. This bit is also used to clear the COP. Writing to this bit to clear the COP will not affect the state of the port B pullup (bit 0). (See [5.3.3 Computer Operating Properly \(COP\) Watchdog Reset](#).)*

9.5.3 Mask Option Register 2

The mask option register 2 (MOR2) shown in **Figure 9-6** is an EPROM register that enables the non-programmable COP watchdog. Data from MOR2 is latched on the rising edge of the voltage on the $\overline{\text{RESET}}$ pin. (See **5.3.3 Computer Operating Properly (COP) Watchdog Reset.**)




Figure 9-6. Mask Option Register 2 (MOR2)

NCOPE— Non-Programmable COP Watchdog Enable Bit

This EPROM bit enables the non-programmable COP watchdog.

1 = Non-programmable COP watchdog enabled

0 = Non-programmable COP watchdog disabled

9.6 EPROM Erasing

The erased state of an EPROM or OTPROM byte is \$00. EPROM devices can be erased by exposure to a high intensity ultraviolet (UV) light with a wave length of 2537 Å. The recommended erasure dosage (UV intensity on a given surface area times exposure time) is 15 Ws/cm². UV lamps should be used without short-wave filters, and the EPROM device should be positioned about one inch from the UV source.

OTPROM devices are shipped in an erased state. Once programmed, they cannot be erased. Electrical erasing procedures cannot be performed on either EPROM or OTPROM devices.

Section 10. Serial Communications Interface (SCI)

10.1 Contents

| | | |
|--------|-------------------------------------|-----|
| 10.2 | Introduction | 115 |
| 10.3 | Features | 116 |
| 10.4 | SCI Data Format. | 116 |
| 10.5 | SCI Operation | 117 |
| 10.5.1 | Transmitter | 117 |
| 10.5.2 | Receiver | 120 |
| 10.6 | SCI I/O Registers | 123 |
| 10.6.1 | SCI Data Register (SCDR). | 123 |
| 10.6.2 | SCI Control Register 1 | 124 |
| 10.6.3 | SCI Control Register 2 | 125 |
| 10.6.4 | SCI Status Register | 127 |
| 10.6.5 | Baud Rate Register (Baud) | 130 |

10.2 Introduction

The serial communications interface (SCI) module allows high-speed asynchronous communication with peripheral devices and other microcontroller units (MCUs).

10.3 Features

Features of the SCI module include:

- Standard mark/space non-return-to-zero format
- Full-duplex operation
- 32 programmable baud rates
- Programmable 8-bit or 9-bit character length
- Separately enabled transmitter and receiver
- Two receiver wakeup methods:
 - Idle line wakeup
 - Address mark wakeup
- Interrupt-driven operation capability with five interrupt flags:
 - Transmitter data register empty
 - Transmission complete
 - Receiver data register full
 - Receiver overrun
 - Idle receiver input
- Receiver framing error detection
- 1/16 bit-time noise detection

10.4 SCI Data Format

The SCI uses the standard non-return-to-zero mark/space data format illustrated in [Figure 10-1](#).




Figure 10-1. SCI Data Format

10.5 SCI Operation

The SCI allows full-duplex, asynchronous, RS232 or RS422 serial communication between the MCU and remote devices, including other MCUs. The transmitter and receiver of the SCI operate independently, although they use the same baud-rate generator. Operation of the SCI transmitter and receiver is described here.

10.5.1 Transmitter

Figure 10-2 shows the structure of the SCI transmitter. **Figure 10-3** is a summary of the SCI transmitter input/output (I/O) registers.

- **Character Length** — The transmitter can accommodate either 8-bit or 9-bit data. The state of the M bit in SCI control register 1 (SCCR1) determines character length. When transmitting 9-bit data, bit T8 in SCCR1 is the ninth bit (bit 8).
- **Character Transmission** — During transmission, the transmit shift register shifts a character out to the PD1/TDO pin. The SCI data register (SCDR) is the write-only buffer between the internal data bus and the transmit shift register.

Writing a logic 1 to the TE bit in SCI control register 2 (SCCR2) and then writing data to the SCDR begins the transmission. At the start of a transmission, transmitter control logic automatically loads the transmit shift register with a preamble of logic 1s. After the preamble shifts out, the control logic transfers the SCDR data into the shift register. A logic 0 start bit automatically goes into the least significant bit (LSB) position of the shift register, and a logic 1 stop bit goes into the most significant bit (MSB) position.

When the data in the SCDR transfers to the transmit shift register, the transmit data register empty (TDRE) flag in the SCI status register (SCSR) becomes set. The TDRE flag indicates that the SCDR can accept new data from the internal data bus.

When the shift register is not transmitting a character, the PD1/TDO pin goes to the idle condition, logic 1. If software clears the TE bit during the idle condition, and while TDRE is set, the transmitter relinquishes control of the PD1/TDO pin.

Serial Communications Interface (SCI)




Figure 10-2. SCI Transmitter

| Addr. | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |
|--------|---|--------|---------------------|-------|-------|-------|-------|-------|-------|-------|
| \$000D | Baud Rate Register (Baud) See page 130. | Read: | | | SCP1 | SCP0 | | SCR2 | SCR1 | SCR0 |
| | | Write: | | | | | | | | |
| | | Reset: | U | U | 0 | 0 | U | U | U | U |
| \$000E | SCI Control Register 1 (SCCR1) See page 124. | Read: | R8 | T8 | | M | WAKE | | | |
| | | Write: | | | | | | | | |
| | | Reset: | U | U | | U | U | | | |
| \$000F | SCI Control Register 2 (SCCR2) See page 125. | Read: | TIE | TCIE | RIE | ILIE | TE | RE | RWU | SBK |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0010 | SCI Status Register (SCSR) See page 128. | Read: | TDRE | TC | RDRF | IDLE | OR | NF | FE | |
| | | Write: | | | | | | | | |
| | | Reset: | 1 | 1 | 0 | 0 | 0 | 0 | 0 | U |
| \$0011 | SCI Data Register (SCDR) See page 123. | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |

= Unimplemented U = Unaffected

Figure 10-3. SCI Transmitter I/O Register Summary

- Break Characters** — Writing a logic 1 to the SBK bit in SCCR2 loads the shift register with a break character. A break character contains all logic 0s and has no start and stop bits. Break character length depends on the M bit in SCCR1. As long as SBK is at logic 1, transmitter logic continuously loads break characters into the shift register. After software clears the SBK bit, the shift register finishes transmitting the last break character and then transmits at least one logic 1. The automatic logic 1 at the end of a break character is to guarantee the recognition of the start bit of the next character.

- Idle Characters — An idle character contains all logic 1s and has no start or stop bits. Idle character length depends on the M bit in SCCR1. The preamble is a synchronizing idle character that begins every transmission.

Clearing the TE bit during a transmission relinquishes the PD1/TDO pin after the last character to be transmitted is shifted out. The last character may already be in the shift register, or waiting in the SCDR, or it may be a break character generated by writing to the SBK bit. Toggling TE from logic 0 to logic 1 while the last character is in transmission generates an idle character (a preamble) that allows the receiver to maintain control of the PD1/TDO pin.

- Transmitter Interrupts — These sources can generate SCI transmitter interrupt requests:
 - Transmit Data Register Empty (TDRE) — The TDRE bit in the SCSR indicates that the SCDR has transferred a character to the transmit shift register. TDRE is a source of SCI interrupt requests. The transmission complete interrupt enable bit (TCIE) in SCCR2 is the local mask for TDRE interrupts.
 - Transmission Complete (TC) — The TC bit in the SCSR indicates that both the transmit shift register and the SCDR are empty and that no break or idle character has been generated. TC is a source of SCI interrupt requests. The transmission complete interrupt enable bit (TCIE) in SCCR2 is the local mask for TC interrupts.

10.5.2 Receiver

Figure 10-4 shows the structure of the SCI receiver. Refer to **Figure 10-3** for a summary of the SCI receiver I/O registers.

- Character Length — The receiver can accommodate either 8-bit or 9-bit data. The state of the M bit in SCI control register 1 (SCCR1) determines character length. When receiving 9-bit data, bit R8 in SCCR1 is the ninth bit (bit 8).




Figure 10-4. SCI Receiver

- Character Reception — During reception, the receive shift register shifts characters in from the PD0/RDI pin. The SCI data register (SCDR) is the read-only buffer between the internal data bus and the receive shift register.

After a complete character shifts into the receive shift register, the data portion of the character is transferred to the SCDR, setting the receive data register full (RDRF) flag. The RDRF flag can be used to generate an interrupt.

- Receiver Wakeup — So that the MCU can ignore transmissions intended only for other receivers in multiple-receiver systems, the MCU can be put into a standby state. Setting the receiver wakeup enable (RWU) bit in SCI control register 2 (SCCR2) puts the MCU into a standby state during which receiver interrupts are disabled.

Either of two conditions on the PD0/RDI pin can bring the MCU out of the standby state:

- Idle input line condition — If the PD0/RDI pin is at logic 1 long enough for 10 or 11 logic 1s to shift into the receive shift register, receiver interrupts are again enabled.
- Address mark — If a logic 1 occurs in the most significant bit position of a received character, receiver interrupts are again enabled.

The state of the WAKE bit in SCCR1 determines which of the two conditions wakes up the MCU.

- Receiver Noise Immunity — The data recovery logic samples each bit 16 times to identify and verify the start bit and to detect noise. Any conflict between noise detection samples sets the noise flag (NF) in the SCSR. The NF bit is set at the same time that the RDRF bit is set.
- Framing Errors — If the data recovery logic does not detect a logic 1 where the stop bit should be in an incoming character, it sets the framing error (FE) bit in the SCSR. The FE bit is set at the same time that the RDRF bit is set.
- Receiver Interrupts — These sources can generate SCI receiver interrupt requests:
 - Receive Data Register Full (RDRF) — The RDRF bit in the SCSR indicates that the receive shift register has transferred a character to the SCDR.

- Receiver Overrun (OR) — The OR bit in the SCSR indicates that the receive shift register shifted in a new character before the previous character was read from the SCDR.
- Idle Input (IDLE) — The IDLE bit in the SCSR indicates that 10 or 11 consecutive logic 1s shifted in from the PD0/RDI pin.

10.6 SCI I/O Registers

These I/O registers control and monitor SCI operation:

- SCI data register (SCDR)
- SCI control register 1 (SCCR1)
- SCI control register 2 (SCCR2)
- SCI status register (SCSR)

10.6.1 SCI Data Register (SCDR)

The SCI data register (SCDR) shown in [Figure 10-5](#) is the buffer for characters received and for characters transmitted.




Figure 10-5. SCI Data Register (SCDR)

10.6.2 SCI Control Register 1

SCI control register 1 (SCCR1) shown in [Figure 10-6](#) has these functions:

- Stores ninth SCI data bit received and ninth SCI data bit transmitted
- Controls SCI character length
- Controls SCI wakeup method

Address: \$000E




Figure 10-6. SCI Control Register 1 (SCCR1)

R8 — Bit 8 (Received)

When the SCI is receiving 9-bit characters, R8 is the ninth bit of the received character. R8 receives the ninth bit at the same time that the SCDR receives the other eight bits. Reset has no effect on the R8 bit.

T8 — Bit 8 (Transmitted)

When the SCI is transmitting 9-bit characters, T8 is the ninth bit of the transmitted character. T8 is loaded into the transmit shift register at the same time that SCDR is loaded into the transmit shift register. Reset has no effect on the T8 bit.

M — Character Length Bit

This read/write bit determines whether SCI characters are eight or nine bits long. The ninth bit can be used as an extra stop bit, as a receiver wakeup signal, or as a mark or space parity bit. Reset has no effect on the M bit.

- 1 = 9-bit SCI characters
- 0 = 8-bit SCI characters

WAKE — Wakeup Bit

This read/write bit determines which condition wakes up the SCI: a logic 1 (address mark) in the most significant bit position of a received character or an idle condition of the PD0/RDI pin. Reset has no effect on the WAKE bit.

- 1 = Address mark wakeup
- 0 = Idle line wakeup

10.6.3 SCI Control Register 2

SCI control register 2 (SCCR2) shown in **Figure 10-7** has these functions:

- Enables the SCI receiver and SCI receiver interrupts
- Enables the SCI transmitter and SCI transmitter interrupts
- Enables SCI receiver idle interrupts
- Enables SCI transmission complete interrupts
- Enables SCI wakeup
- Transmits SCI break characters

Address: \$000F

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|------|-----|------|----|----|-----|-------|
| Read: | TIE | TCIE | RIE | ILIE | TE | RE | RWU | SBK |
| Write: | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10-7. SCI Control Register 2 (SCCR2)

TIE — Transmit Interrupt Enable Bit

This read/write bit enables SCI interrupt requests when the TDRE bit becomes set. Reset clears the TIE bit.

- 1 = TDRE interrupt requests enabled
- 0 = TDRE interrupt requests disabled

Serial Communications Interface (SCI)

TCIE — Transmission Complete Interrupt Enable Bit

This read/write bit enables SCI interrupt requests when the TC bit becomes set. Reset clears the TCIE bit.

1 = TC interrupt requests enabled

0 = TC interrupt requests disabled

RIE — Receive Interrupt Enable Bit

This read/write bit enables SCI interrupt requests when the RDRF bit or the OR bit becomes set. Reset clears the RIE bit.

1 = RDRF interrupt requests enabled

0 = RDRF interrupt requests disabled

ILIE — Idle Line Interrupt Enable Bit

This read/write bit enables SCI interrupt requests when the IDLE bit becomes set. Reset clears the ILIE bit.

1 = IDLE interrupt requests enabled

0 = IDLE interrupt requests disabled

TE — Transmit Enable Bit

Setting this read/write bit begins the transmission by sending a preamble of 10 or 11 logic 1s from the transmit shift register to the PD1/TDO pin. Reset clears the TE bit.

1 = Transmission enabled

0 = Transmission disabled

RE — Receive Enable Bit

Setting this read/write bit enables the receiver. Clearing the RE bit disables the receiver and receiver interrupts but does not affect the receiver interrupt flags. Reset clears the RE bit.

1 = Receiver enabled

0 = Receiver disabled

RWU — Receiver Wakeup Enable Bit

This read/write bit puts the receiver in a standby state. Typically, data transmitted to the receiver clears the RWU bit and returns the receiver to normal operation. The WAKE bit in SCCR1 determines whether an idle input or an address mark brings the receiver out of the standby state. Reset clears the RWU bit.

- 1 = Standby state
- 0 = Normal operation

SBK — Send Break Bit

Setting this read/write bit continuously transmits break codes in the form of 10-bit or 11-bit groups of logic 0s. Clearing the SBK bit stops the break codes and transmits a logic 1 as a start bit. Reset clears the SBK bit.

- 1 = Break codes being transmitted
- 0 = No break codes being transmitted

10.6.4 SCI Status Register

The SCI status register (SCSR) shown in [Figure 10-8](#) contains flags to signal these conditions:

- Transfer of SCDR data to transmit shift register complete
- Transmission complete
- Transfer of receive shift register data to SCDR complete
- Receiver input idle
- Receiver overrun
- Noisy data
- Framing error

Serial Communications Interface (SCI)

Address: \$0010

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|----|------|------|----|----|----|-------|
| Read: | TDRE | TC | RDRF | IDLE | OR | NF | FE | |
| Write: | | | | | | | | |
| Reset: | 1 | 1 | 0 | 0 | 0 | 0 | 0 | U |


 = Unimplemented U = Unaffected

Figure 10-8. SCI Status Register (SCSR)

TDRE — Transmit Data Register Empty Bit

This clearable, read-only bit is set when the data in the SCDR transfers to the transmit shift register. TDRE generates an interrupt request if the TIE bit in SCCR2 is also set. Clear the TDRE bit by reading the SCSR with TDRE set and then writing to the SCDR. Reset sets the TDRE bit. Software must initialize the TDRE bit to logic 0 to avoid an instant interrupt request when turning on the transmitter.

1 = SCDR data transferred to transmit shift register

0 = SCDR data not transferred to transmit shift register

TC — Transmission Complete Bit

This clearable, read-only bit is set when the TDRE bit is set and no data, preamble, or break character is being transmitted. TC generates an interrupt request if the TCIE bit in SCCR2 is also set. Clear the TC bit by reading the SCSR with TC set and then writing to the SCDR. Reset sets the TC bit. Software must initialize the TC bit to logic 0 to avoid an instant interrupt request when turning on the transmitter.

1 = No transmission in progress

0 = Transmission in progress

RDRF — Receive Data Register Full Bit

This clearable, read-only bit is set when the data in the receive shift register transfers to the SCI data register. RDRF generates an interrupt request if the RIE bit in SCCR2 is also set. Clear the RDRF bit by reading the SCSR with RDRF set and then reading the SCDR. Reset clears the RDRF bit.

1 = Received data available in SCDR

0 = Received data not available in SCDR

IDLE — Receiver Idle Bit

This clearable, read-only bit is set when 10 or 11 consecutive logic 1s appear on the receiver input. IDLE generates an interrupt request if the ILIE bit in SCCR2 is also set. Clear the IDLE bit by reading the SCSR with IDLE set, and then reading the SCDR. Reset clears the IDLE bit.

- 1 = Receiver input idle
- 0 = Receiver input not idle

OR — Receiver Overrun Bit

This clearable, read-only bit is set if the SCDR is not read before the receive shift register receives the next word. OR generates an interrupt request if the RIE bit in SCCR2 is also set. The data in the shift register is lost, but the data already in the SCDR is not affected. Clear the OR bit by reading the SCSR with OR set and then reading the SCDR. Reset clears the OR bit.

- 1 = Receiver shift register full and RDRF = 1
- 0 = No receiver overrun

NF — Receiver Noise Flag

This clearable, read-only bit is set when noise is detected in data received in the SCI data register. Clear the NF bit by reading the SCSR and then reading the SCDR. Reset clears the NF bit.

- 1 = Noise detected in SCDR
- 0 = No noise detected in SCDR

FE — Receiver Framing Error Bit

This clearable, read-only flag is set when a logic 0 is located where a stop bit should be in the character shifted into the receive shift register. If the received word causes both a framing error and an overrun error, the OR bit is set and the FE bit is not set. Clear the FE bit by reading the SCSR and then reading the SCDR. Reset clears the FE bit.

- 1 = Framing error
- 0 = No framing error

Serial Communications Interface (SCI)

10.6.5 Baud Rate Register (Baud)

The baud rate register (baud) shown in **Figure 10-9** selects the baud rate for both the receiver and the transmitter.




Figure 10-9. Baud Rate Register (Baud)

SCP1 and SCP0 — SCI Prescaler Select Bits

These read/write bits control prescaling of the baud rate generator clock, as shown in **Table 10-1**. Resets clear both SCP1 and SCP0.

Table 10-1. Baud Rate Generator Clock Prescaling

| SCP[1:0] | Baud Rate Generator Clock |
|----------|---------------------------|
| 00 | Internal clock ÷ 1 |
| 01 | Internal clock ÷ 3 |
| 10 | Internal clock ÷ 4 |
| 11 | Internal clock ÷ 13 |

SCR2–SCR0 — SCI Baud Rate Select Bits

These read/write bits select the SCI baud rate, as shown in [Table 10-2](#). Reset has no effect on the SCR2–SCR0 bits.

Table 10-2. Baud Rate Selection

| SCR[2:1:0] | SCI Baud Rate (Baud) |
|------------|-----------------------|
| 000 | Prescaled clock ÷ 1 |
| 001 | Prescaled clock ÷ 2 |
| 010 | Prescaled clock ÷ 4 |
| 011 | Prescaled clock ÷ 8 |
| 100 | Prescaled clock ÷ 16 |
| 101 | Prescaled clock ÷ 32 |
| 110 | Prescaled clock ÷ 64 |
| 111 | Prescaled clock ÷ 128 |

[Table 10-3](#) shows all possible SCI baud rates derived from crystal frequencies of 2 MHz, 4 MHz, and 4.194304 MHz.

Table 10-3. Baud Rate Selection Examples

| SCP[1:0] | SCR[2:1:0] | SCI Baud Rate | | |
|----------|------------|--------------------------|--------------------------|---------------------------------|
| | | f _{osc} = 2 MHz | f _{osc} = 4 MHz | f _{osc} = 4.194304 MHz |
| 00 | 000 | 62.50 Kbaud | 125 Kbaud | 131.1 Kbaud |
| 00 | 001 | 31.25 Kbaud | 62.50 Kbaud | 65.54 Kbaud |
| 00 | 010 | 15.63 Kbaud | 31.25 Kbaud | 32.77 Kbaud |
| 00 | 011 | 7813 baud | 15.63 Kbaud | 16.38 Kbaud |
| 00 | 100 | 3906 baud | 7813 baud | 8192 baud |
| 00 | 101 | 1953 baud | 3906 baud | 4096 baud |
| 00 | 110 | 976.6 baud | 1953 baud | 2048 baud |
| 00 | 111 | 488.3 baud | 976.6 baud | 1024 baud |
| 01 | 000 | 20.83 Kbaud | 41.67 Kbaud | 43.69 Kbaud |
| 01 | 001 | 10.42 Kbaud | 20.83 Kbaud | 21.85 Kbaud |
| 01 | 010 | 5208 baud | 10.42 Kbaud | 10.92 Kbaud |
| 01 | 011 | 2604 baud | 5208 baud | 5461 baud |
| 01 | 100 | 1302 baud | 2604 baud | 2731 baud |
| 01 | 101 | 651.0 baud | 1302 baud | 1365 baud |
| 01 | 110 | 325.5 baud | 651.0 baud | 682.7 baud |
| 01 | 111 | 162.8 baud | 325.5 baud | 341.3 baud |
| 10 | 000 | 15.63 Kbaud | 31.25 Kbaud | 32.77 Kbaud |
| 10 | 001 | 7813 baud | 15.63 Kbaud | 16.38 Kbaud |
| 10 | 010 | 3906 baud | 7813 baud | 8192 baud |
| 10 | 011 | 1953 baud | 3906 baud | 4906 baud |
| 10 | 100 | 976.6 baud | 1953 baud | 2048 baud |
| 10 | 101 | 488.3 baud | 976.6 baud | 1024 baud |
| 10 | 110 | 244.1 baud | 488.3 baud | 512.0 baud |
| 10 | 111 | 122.1 baud | 244.1 baud | 256.0 baud |
| 11 | 000 | 4808 baud | 9615 baud | 10.08 Kbaud |
| 11 | 001 | 2404 baud | 4808 baud | 5041 baud |
| 11 | 010 | 1202 baud | 2404 baud | 2521 baud |
| 11 | 011 | 601.0 baud | 1202 baud | 1260 baud |
| 11 | 100 | 300.5 baud | 601.0 baud | 630.2 baud |
| 11 | 101 | 150.2 baud | 300.5 baud | 315.1 baud |
| 11 | 110 | 75.12 baud | 150.2 baud | 157.5 baud |
| 11 | 111 | 37.56 baud | 75.12 baud | 78.77 baud |

Section 11. Serial Peripheral Interface (SPI)

11.1 Contents

| | | |
|--------|---------------------------------|-----|
| 11.2 | Introduction | 133 |
| 11.3 | Features | 134 |
| 11.4 | Operation | 136 |
| 11.4.1 | Pin Functions in Master Mode | 137 |
| 11.4.2 | Pin Functions in Slave Mode | 138 |
| 11.5 | Multiple-SPI Systems | 139 |
| 11.6 | Serial Clock Polarity and Phase | 140 |
| 11.7 | SPI Error Conditions | 141 |
| 11.7.1 | Mode Fault Error | 141 |
| 11.7.2 | Write Collision Error | 141 |
| 11.7.3 | Overrun Error | 142 |
| 11.8 | SPI Interrupts | 142 |
| 11.9 | SPI I/O Registers | 142 |
| 11.9.1 | SPI Data Register | 143 |
| 11.9.2 | SPI Control Register | 143 |
| 11.9.3 | SPI Status Register | 145 |

11.2 Introduction

The serial peripheral interface (SPI) module allows full-duplex, synchronous, serial communication with peripheral devices.

11.3 Features

Features of the SPI include:

- Full-duplex operation
- Master and slave modes
- Four programmable master mode frequencies (1.05 MHz maximum)
- 2.1-MHz maximum slave mode frequency
- Serial clock with programmable polarity and phase
- End of transmission interrupt flag
- Write collision error flag
- Bus contention error flag

Figure 11-1 shows the structure of the SPI module. **Figure 11-2** is a summary of the SPI input/output (I/O) registers.




Figure 11-1. SPI Block Diagram

Serial Peripheral Interface (SPI)

| Addr. | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | |
|--------|---|--------|---------------------|-------|-------|-------|-------|-------|-------|-------|
| \$000A | SPI Control Register (SPCR) <i>See page 143.</i> | Read: | SPIE | SPE | | MSTR | CPOL | CPHA | SPR1 | SPR0 |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | | 0 | U | U | U | U |
| \$000B | SPI Status Register (SPSR) <i>See page 145.</i> | Read: | SPIF | WCOL | | MODF | | | | |
| | | Write: | | | | | | | | |
| | | Reset: | 0 | 0 | | 0 | | | | |
| \$000C | SPI Data Register (SPDR) <i>See page 143.</i> | Read: | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| | | Write: | | | | | | | | |
| | | Reset: | Unaffected by reset | | | | | | | |

= Unimplemented U = Unaffected

Figure 11-2. SPI I/O Register Summary

11.4 Operation

The master/slave SPI allows full-duplex, synchronous, serial communication between the MCU and peripheral devices, including other microcontroller units (MCUs). As the 8-bit shift register of a master SPI transmits each byte to another device, a byte from the receiving device enters the master SPI shift register. A clock signal from the master SPI synchronizes data transmission.

Only a master SPI can initiate transmissions. Software begins the transmission from a master SPI by writing to the SPI data register (SPDR). The SPDR does not buffer data being transmitted from the SPI. Data written to the SPDR goes directly into the shift register and begins the transmission immediately under the control of the serial clock. The transmission ends after eight cycles of the serial clock when the SPI flag (SPIF) becomes set. At the same time that SPIF becomes set, the data shifted into the master SPI from the receiving device transfers to the SPDR. The SPDR buffers data being received by the SPI. Before the master SPI sends the next byte, software must clear the SPIF bit by reading the SPSR and then accessing the SPDR.

In a slave SPI, data enters the shift register under the control of the serial clock from the master SPI. After a byte enters the shift register of a slave SPI, it transfers to the SPDR. To prevent an overrun condition, slave software must then read the byte in the SPDR before another byte enters the shift register and is ready to transfer to the SPDR.

Figure 11-3 shows how a master SPI exchanges data with a slave SPI.




Figure 11-3. Master/Slave Connections

11.4.1 Pin Functions in Master Mode

Setting the MSTR bit in the SPI control register (SPCR) configures the SPI for operation in master mode. The master-mode functions of the SPI pins are:

- PD4/SCK (serial clock) — In master mode, the PD4/SCK pin is the synchronizing clock output.
- PD3/MOSI (master output, slave input) — In master mode, the PD3/MOSI pin is the serial output.
- PD2/MISO (master input, slave output) — In master mode, the PD2/MISO pin is configured as the serial input.
- PD5/ \overline{SS} (slave select) — In master mode, the PD5/ \overline{SS} pin protects against driver contention caused by the simultaneous operation of two SPIs in master mode. A logic 0 on the PD5/ \overline{SS} pin of a master SPI disables the SPI, clears the MSTR bit, and sets the mode-fault flag (MODF).

11.4.2 Pin Functions in Slave Mode

Clearing the MSTR bit in the SPCR configures the SPI for operation in slave mode. The slave-mode functions of the SPI pins are:

- PD4/SCK (serial clock) — In slave mode, the PD4/SCK pin is the input for the synchronizing clock signal from the master SPI.
- PD3/MOSI (master output, slave input) — In slave mode, the PD3/MOSI pin is the serial input.
- PD2/MISO (master input, slave output) — In slave mode, the PD2/MISO pin is the serial output.
- PD5/ \overline{SS} (slave select) — In slave mode, the PD5/ \overline{SS} pin enables the SPI for data and serial clock reception from a master SPI.

When CPHA = 0, the shift clock is the OR of \overline{SS} with SCK. In this clock phase mode, \overline{SS} must go high between successive characters in an SPI message. When CPHA = 1, \overline{SS} may be left low for several SPI characters. In cases with only one SPI slave MCU, the slave MCU \overline{SS} line can be tied to V_{SS} as long as CPHA = 1 clock modes are used.

The WCOL flag bit can be improperly set when attempting the first transmission after a reset if these conditions are present: MSTR = 0, CPOL = 0, CPHA = 1, \overline{SS} pin = 0, and SCK pin = 1. The reset states of the CPOL and CPHA bits are 0 and 1, respectively. Under normal operating conditions (CPOL = 0, CPHA = 1), the SCK input will be low.

The incorrect setting of the WCOL bit can be prevented in two ways:

1. Send a dummy transmission after reset, clear the WCOL flag, and then proceed with the real transmission.
2. Use the MSTR bit in the SPCR (SPI control register). This is accomplished by setting the MSTR bit at the same time the CPOL and CPHA bits are programmed to the desired logic levels. Then, the data register can be written to if desired. After this, the MSTR bit should be set to a logic 0, the SPE (SPI enable bit) should be set to a logic 1, and the CPOL, CPHA, SPR1, and SPR0 bits set to the desired logic levels. If this procedure is followed after a reset and before the first access to the SPDR, the WCOL flag will not be set.

Example:

```
LDA #\$1C ; MSTR = 1, CPOL = 1, CPHA = 1,
          ; SPR1 = SPR0 = 0
STA SPCR ; SPI control register
LDA #\$4C ; MSTR = 0, SPE = 1, CPOL = 1, CPHA = 1,
          ; SPR1 = SPR0 = 0
STA SPCR ; SPI control register
```

11.5 Multiple-SPI Systems

In a multiple-SPI system, all PD4/SCK pins are connected together, all PD3/MOSI pins are connected together, and all PD2/MISO pins are connected together.

Before a transmission, one SPI is configured as master and the rest are configured as slaves. **Figure 11-4** is a block diagram showing a single master SPI and three slave SPIs.

Figure 11-5 is another block diagram with two master/slave SPIs and three slave SPIs.




Figure 11-4. One Master and Three Slaves Block Diagram

Serial Peripheral Interface (SPI)




Figure 11-5. Two Master/Slaves and Three Slaves Block Diagram

11.6 Serial Clock Polarity and Phase

To accommodate the different serial communication requirements of peripheral devices, software can change the phase and polarity of the SPI serial clock. The clock polarity bit (CPOL) and the clock phase bit (CPHA), both in the SPCR, control the timing relationship between the serial clock and the transmitted data. Figure 11-6 shows how the CPOL and CPHA bits affect the clock/data timing.




Figure 11-6. SPI Clock/Data Timing

11.7 SPI Error Conditions

These conditions produce SPI system errors:

- Bus contention caused by multiple master SPIs (mode fault error)
- Writing to the SPDR during a transmission (write-collision error)
- Failing to read the SPDR before the next incoming byte sets the SPIF bit (overrun error)

11.7.1 Mode Fault Error

A mode fault error results when a logic 0 occurs on the PD5/ \overline{SS} pin of a master SPI. The MCU takes these actions when a mode fault error occurs:

- Puts the SPI in slave mode by clearing the MSTR bit
- Disables the SPI by clearing the SPE bit
- Sets the MODF bit

11.7.2 Write Collision Error

Writing to the SPDR during a transmission causes a write collision error and sets the WCOL bit in the SPSR. Either a master SPI or a slave SPI can generate a write collision error.

- Master — A master SPI can cause a write collision error by writing to the SPDR while the previously written byte is still being shifted out to the PD3/MOSI pin. The error does not affect the transmission of the previously written byte, but the byte that caused the error is lost.
- Slave — A slave SPI can cause a write collision error in either of two ways, depending on the state of the CPHA bit:
 - CPHA = 0 — A slave SPI can cause a write collision error by writing to the SPDR while the PD5/ \overline{SS} pin is at logic 0. The error does not affect the byte in the SPDR, but the byte that caused the error is lost.

- CPHA = 1 — A slave SPI can cause a write collision error by writing to the SPDR while receiving a transmission, that is, between the first active SCK edge and the end of the eighth SCK cycle. The error does not affect the transmission from the master SPI, but the byte that caused the error is lost.

11.7.3 Overrun Error

Failing to read the byte in the SPDR before a subsequent byte enters the shift register causes an overrun condition. In an overrun condition, all incoming data is lost until software clears SPIF. The overrun condition has no flag.

11.8 SPI Interrupts

The SPIF bit in the SPSR indicates a byte has shifted into or out of the SPDR. The SPIF bit is a source of SPI interrupt requests. The SPI interrupt enable bit (SPIE) in the SPCR is the local mask for SPIF interrupts.

The MODF bit in the SPSR indicates a mode error and is a source of SPI interrupt requests. The MODF bit is set when a logic 0 occurs on the PD5/ $\overline{\text{SS}}$ pin while the MSTR bit is set. The SPI interrupt enable bit (SPIE) in the SPCR is the local mask for MODF interrupts.

11.9 SPI I/O Registers

These input/output (I/O) registers control and monitor SPI operation:

- SPI data register (SPDR)
- SPI control register (SPCR)
- SPI status register (SPSR)

11.9.1 SPI Data Register

The SPDR shown in [Figure 11-7](#) is the read buffer for characters received by the SPI. Writing a byte to the SPDR places the byte directly into the SPI shift register.




Figure 11-7. SPI Data Register (SPDR)

11.9.2 SPI Control Register

The SPCR shown in [Figure 11-8](#) has these functions:

- Enables SPI interrupt requests
- Enables the SPI
- Configures the SPI as master or slave
- Selects serial clock polarity, phase, and frequency




Figure 11-8. SPI Control Register (SPCR)

SPIE — SPI Interrupt Enable Bit

This read/write bit enables SPI interrupts. Reset clears the SPIE bit.

- 1 = SPI interrupts enabled
- 0 = SPI interrupts disabled

Serial Peripheral Interface (SPI)

SPI — SPI Enable Bit

This read/write bit enables the SPI. Reset clears the SPE bit.

1 = SPI enabled

0 = SPI disabled

MSTR — Master Bit

This read/write bit selects master mode operation or slave mode operation. Reset clears the MSTR bit.

1 = Master mode

0 = Slave mode

CPOL — Clock Polarity Bit

This read/write bit determines the logic state of the PD4/SCK pin between transmissions. To transmit data between SPIs, the SPIs must have identical CPOL bits. Reset has no effect on the CPOL bit.

1 = PD4/SCK pin at logic 1 between transmissions

0 = PD4/SCK pin at logic 0 between transmissions

CPHA — Clock Phase Bit

This read/write bit controls the timing relationship between the serial clock and SPI data. To transmit data between SPIs, the SPIs must have identical CPHA bits. When CPHA = 0, the PD5/ \overline{SS} pin of the slave SPI must be set to logic 1 between bytes. Reset has no effect on the CPHA bit.

1 = Edge following first active edge on PD4/SCK latches data

0 = First active edge on PD4/SCK latches data

SPR1 and SPR0 — SPI Clock Rate Bits

These read/write bits select the master mode serial clock rate, as shown in [Table 11-1](#). The SPR1 and SPR0 bits of a slave SPI have no effect on the serial clock. Reset has no effect on SPR1 and SPR0.

Table 11-1. SPI Clock Rate Selection

| SPR[1:0] | SPI Clock Rate |
|----------|--------------------------|
| 00 | Internal Clock \div 2 |
| 01 | Internal Clock \div 4 |
| 10 | Internal Clock \div 16 |
| 11 | Internal Clock \div 32 |

11.9.3 SPI Status Register

The SPSR shown in **Figure 11-9** contains flags to signal these conditions:

- SPI transmission complete
- Write collision
- Mode fault




Figure 11-9. SPI Status Register (SPSR)

SPIF — SPI Flag

This clearable, read-only bit is set each time a byte shifts out of or into the shift register. SPIF generates an interrupt request if the SPIE bit in the SPCR is also set. Clear SPIF by reading the SPSR with SPIF set and then reading or writing the SPDR. Reset clears the SPIF bit.

- 1 = Transmission complete
- 0 = Transmission not complete

WCOL — Write Collision Bit

This clearable, read-only flag is set when software writes to the SPDR while a transmission is in progress. Clear the WCOL bit by reading the SPSR with WCOL set and then reading or writing the SPDR. Reset clears WCOL.

- 1 = Invalid write to SPDR
- 0 = No invalid write to SPDR

MODF — Mode Fault Bit

This clearable, read-only bit is set when a logic 0 occurs on the PD5/ $\overline{\text{SS}}$ pin while the MSTR bit is set. MODF generates an interrupt request if the SPIE bit is also set. Clear the MODF bit by reading the SPSR with MODF set and then writing to the SPCR. Reset clears MODF.

1 = PD5/ $\overline{\text{SS}}$ pulled low while MSTR bit set

0 = PD5/ $\overline{\text{SS}}$ not pulled low while MSTR bit set

Section 12. Instruction Set

12.1 Contents

| | | |
|--------|--------------------------------------|-----|
| 12.2 | Introduction | 148 |
| 12.3 | Addressing Modes | 148 |
| 12.3.1 | Inherent | 149 |
| 12.3.2 | Immediate | 149 |
| 12.3.3 | Direct | 149 |
| 12.3.4 | Extended | 149 |
| 12.3.5 | Indexed, No Offset | 150 |
| 12.3.6 | Indexed, 8-Bit Offset | 150 |
| 12.3.7 | Indexed, 16-Bit Offset | 150 |
| 12.3.8 | Relative | 151 |
| 12.4 | Instruction Types | 151 |
| 12.4.1 | Register/Memory Instructions | 152 |
| 12.4.2 | Read-Modify-Write Instructions | 153 |
| 12.4.3 | Jump/Branch Instructions | 154 |
| 12.4.4 | Bit Manipulation Instructions | 156 |
| 12.4.5 | Control Instructions | 157 |
| 12.5 | Instruction Set Summary | 158 |
| 12.6 | Opcode Map | 163 |

12.2 Introduction

The MCU instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

12.3 Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction.

The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

12.3.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

12.3.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

12.3.3 Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

12.3.4 Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

12.3.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

12.3.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the *k*th element in an *n*-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The *k* value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

12.3.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the *k*th element in an *n*-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

12.3.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of -128 to $+127$ bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

12.4 Instruction Types

The MCU instructions fall into five categories:

- Register/memory instructions
- Read-modify-write instructions
- Jump/branch instructions
- Bit manipulation instructions
- Control instructions

12.4.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Table 12-1. Register/Memory Instructions

| Instruction | Mnemonic |
|---|----------|
| Add memory byte and carry bit to accumulator | ADC |
| Add memory byte to accumulator | ADD |
| AND memory byte with accumulator | AND |
| Bit test accumulator | BIT |
| Compare accumulator | CMP |
| Compare index register with memory byte | CPX |
| Exclusive OR accumulator with memory byte | EOR |
| Load accumulator with memory byte | LDA |
| Load Index register with memory byte | LDX |
| Multiply | MUL |
| OR accumulator with memory byte | ORA |
| Subtract memory byte and carry bit from accumulator | SBC |
| Store accumulator in memory | STA |
| Store index register in memory | STX |
| Subtract memory byte from accumulator | SUB |

12.4.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE: *Do not use read-modify-write operations on write-only registers.*

Table 12-2. Read-Modify-Write Instructions

| Instruction | Mnemonic |
|-------------------------------------|---------------------|
| Arithmetic shift left (same as LSL) | ASL |
| Arithmetic shift right | ASR |
| Bit clear | BCLR ⁽¹⁾ |
| Bit set | BSET ⁽¹⁾ |
| Clear register | CLR |
| Complement (one's complement) | COM |
| Decrement | DEC |
| Increment | INC |
| Logical shift left (same as ASL) | LSL |
| Logical shift right | LSR |
| Negate (two's complement) | NEG |
| Rotate left through carry bit | ROL |
| Rotate right through carry bit | ROR |
| Test for negative or zero | TST ⁽²⁾ |

1. Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.
2. TST is an exception to the read-modify-write sequence because it does not write a replacement value.

12.4.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from -128 to $+127$ from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

Table 12-3. Jump and Branch Instructions

| Instruction | Mnemonic |
|--|----------|
| Branch if carry bit clear | BCC |
| Branch if carry bit set | BCS |
| Branch if equal | BEQ |
| Branch if half-carry bit clear | BHCC |
| Branch if half-carry bit set | BHCS |
| Branch if higher | BHI |
| Branch if higher or same | BHS |
| Branch if $\overline{\text{IRQ}}$ pin high | BIH |
| Branch if $\overline{\text{IRQ}}$ pin low | BIL |
| Branch if lower | BLO |
| Branch if lower or same | BLS |
| Branch if interrupt mask clear | BMC |
| Branch if minus | BMI |
| Branch if interrupt mask set | BMS |
| Branch if not equal | BNE |
| Branch if plus | BPL |
| Branch always | BRA |
| Branch if bit clear | BRCLR |
| Branch never | BRN |
| Branch if bit set | BRSET |
| Branch to subroutine | BSR |
| Unconditional jump | JMP |
| Jump to subroutine | JSR |

12.4.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Table 12-4. Bit Manipulation Instructions

| Instruction | Mnemonic |
|---------------------|----------|
| Bit clear | BCLR |
| Branch if bit clear | BRCLR |
| Branch if bit set | BRSET |
| Bit set | BSET |

12.4.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 12-5. Control Instructions

| Instruction | Mnemonic |
|--|----------|
| Clear carry bit | CLC |
| Clear interrupt mask | CLI |
| No operation | NOP |
| Reset stack pointer | RSP |
| Return from interrupt | RTI |
| Return from subroutine | RTS |
| Set carry bit | SEC |
| Set interrupt mask | SEI |
| Stop oscillator and enable $\overline{\text{IRQ}}$ pin | STOP |
| Software interrupt | SWI |
| Transfer accumulator to index register | TAX |
| Transfer index register to accumulator | TXA |
| Stop CPU clock and enable interrupts | WAIT |

12.5 Instruction Set Summary

Table 12-6. Instruction Set Summary (Sheet 1 of 6)



| Source Form | Operation | Description | Effect on CCR | | | | | Address Mode | Opcode | Operand | Cycles |
|--|---------------------------------------|--|---------------|---|---|---|---|--|--|--|--------------------------------------|
| | | | H | I | N | Z | C | | | | |
| ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X | Add with Carry | $A \leftarrow (A) + (M) + (C)$ | ↑ | — | ↑ | ↑ | ↑ | IMM DIR EXT IX2 IX1 IX | A9 B9 C9 D9 E9 F9 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X | Add without Carry | $A \leftarrow (A) + (M)$ | ↑ | — | ↑ | ↑ | ↑ | IMM DIR EXT IX2 IX1 IX | AB BB CB DB EB FB | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X | Logical AND | $A \leftarrow (A) \wedge (M)$ | — | — | ↑ | ↑ | — | IMM DIR EXT IX2 IX1 IX | A4 B4 C4 D4 E4 F4 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| ASL opr ASLA ASLX ASL opr,X ASL ,X | Arithmetic Shift Left (Same as LSL) |  | — | — | ↑ | ↑ | ↑ | DIR INH INH IX1 IX | 38 48 58 68 78 | dd ff | 5 3 3 6 5 |
| ASR opr ASRA ASRX ASR opr,X ASR ,X | Arithmetic Shift Right |  | — | — | ↑ | ↑ | ↑ | DIR INH INH IX1 IX | 37 47 57 67 77 | dd ff | 5 3 3 6 5 |
| BCC rel | Branch if Carry Bit Clear | $PC \leftarrow (PC) + 2 + rel ? C = 0$ | — | — | — | — | — | REL | 24 | rr | 3 |
| BCLR n opr | Clear Bit n | $M_n \leftarrow 0$ | — | — | — | — | — | DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) | 11 13 15 17 19 1B 1D 1F | dd dd dd dd dd dd dd dd | 5 5 5 5 5 5 5 5 |
| BCS rel | Branch if Carry Bit Set (Same as BLO) | $PC \leftarrow (PC) + 2 + rel ? C = 1$ | — | — | — | — | — | REL | 25 | rr | 3 |
| BEQ rel | Branch if Equal | $PC \leftarrow (PC) + 2 + rel ? Z = 1$ | — | — | — | — | — | REL | 27 | rr | 3 |
| BHCC rel | Branch if Half-Carry Bit Clear | $PC \leftarrow (PC) + 2 + rel ? H = 0$ | — | — | — | — | — | REL | 28 | rr | 3 |
| BHCS rel | Branch if Half-Carry Bit Set | $PC \leftarrow (PC) + 2 + rel ? H = 1$ | — | — | — | — | — | REL | 29 | rr | 3 |
| BHI rel | Branch if Higher | $PC \leftarrow (PC) + 2 + rel ? C \vee Z = 0$ | — | — | — | — | — | REL | 22 | rr | 3 |
| BHS rel | Branch if Higher or Same | $PC \leftarrow (PC) + 2 + rel ? C = 0$ | — | — | — | — | — | REL | 24 | rr | 3 |

Table 12-6. Instruction Set Summary (Sheet 2 of 6)

| Source Form | Operation | Description | Effect on CCR | | | | | Address Mode | Opcode | Operand | Cycles |
|--|---------------------------------------|--|---------------|---|---|---|---|--|--|--|--------------------------------------|
| | | | H | I | N | Z | C | | | | |
| BIH <i>rel</i> | Branch if IRQ Pin High | $PC \leftarrow (PC) + 2 + rel ? IRQ = 1$ | — | — | — | — | — | REL | 2F | rr | 3 |
| BIL <i>rel</i> | Branch if IRQ Pin Low | $PC \leftarrow (PC) + 2 + rel ? IRQ = 0$ | — | — | — | — | — | REL | 2E | rr | 3 |
| BIT # <i>opr</i> BIT <i>opr</i> BIT <i>opr</i> BIT <i>opr</i> ,X BIT <i>opr</i> ,X BIT ,X | Bit Test Accumulator with Memory Byte | $(A) \wedge (M)$ | — | — | ↑ | ↑ | — | IMM DIR EXT IX2 IX1 IX | A5 B5 C5 D5 E5 F5 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| BLO <i>rel</i> | Branch if Lower (Same as BCS) | $PC \leftarrow (PC) + 2 + rel ? C = 1$ | — | — | — | — | — | REL | 25 | rr | 3 |
| BLS <i>rel</i> | Branch if Lower or Same | $PC \leftarrow (PC) + 2 + rel ? C \vee Z = 1$ | — | — | — | — | — | REL | 23 | rr | 3 |
| BMC <i>rel</i> | Branch if Interrupt Mask Clear | $PC \leftarrow (PC) + 2 + rel ? I = 0$ | — | — | — | — | — | REL | 2C | rr | 3 |
| BMI <i>rel</i> | Branch if Minus | $PC \leftarrow (PC) + 2 + rel ? N = 1$ | — | — | — | — | — | REL | 2B | rr | 3 |
| BMS <i>rel</i> | Branch if Interrupt Mask Set | $PC \leftarrow (PC) + 2 + rel ? I = 1$ | — | — | — | — | — | REL | 2D | rr | 3 |
| BNE <i>rel</i> | Branch if Not Equal | $PC \leftarrow (PC) + 2 + rel ? Z = 0$ | — | — | — | — | — | REL | 26 | rr | 3 |
| BPL <i>rel</i> | Branch if Plus | $PC \leftarrow (PC) + 2 + rel ? N = 0$ | — | — | — | — | — | REL | 2A | rr | 3 |
| BRA <i>rel</i> | Branch Always | $PC \leftarrow (PC) + 2 + rel ? 1 = 1$ | — | — | — | — | — | REL | 20 | rr | 3 |
| BRCLR <i>n opr rel</i> | Branch if Bit n Clear | $PC \leftarrow (PC) + 2 + rel ? Mn = 0$ | — | — | — | — | ↑ | DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) | 01 03 05 07 09 0B 0D 0F | dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr | 5 5 5 5 5 5 5 5 |
| BRN <i>rel</i> | Branch Never | $PC \leftarrow (PC) + 2 + rel ? 1 = 0$ | — | — | — | — | — | REL | 21 | rr | 3 |
| BRSET <i>n opr rel</i> | Branch if Bit n Set | $PC \leftarrow (PC) + 2 + rel ? Mn = 1$ | — | — | — | — | ↑ | DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) | 00 02 04 06 08 0A 0C 0E | dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr | 5 5 5 5 5 5 5 5 |
| BSET <i>n opr</i> | Set Bit n | $Mn \leftarrow 1$ | — | — | — | — | — | DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) | 10 12 14 16 18 1A 1C 1E | dd dd dd dd dd dd dd dd | 5 5 5 5 5 5 5 5 |
| BSR <i>rel</i> | Branch to Subroutine | $PC \leftarrow (PC) + 2$; push (PCL) $SP \leftarrow (SP) - 1$; push (PCH) $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$ | — | — | — | — | — | REL | AD | rr | 6 |
| CLC | Clear Carry Bit | $C \leftarrow 0$ | — | — | — | — | 0 | INH | 98 | | 2 |
| CLI | Clear Interrupt Mask | $I \leftarrow 0$ | — | 0 | — | — | — | INH | 9A | | 2 |

Table 12-6. Instruction Set Summary (Sheet 3 of 6)

| Source Form | Operation | Description | Effect on CCR | | | | | Address Mode | Opcode | Operand | Cycles |
|--|---|---|---------------|---|---|---|---|---------------------------------------|----------------------------------|----------------------------------|----------------------------|
| | | | H | I | N | Z | C | | | | |
| CLR <i>opr</i> CLRA CLR X CLR <i>opr</i> ,X CLR ,X | Clear Byte | M ← \$00 A ← \$00 X ← \$00 M ← \$00 M ← \$00 | — | — | 0 | 1 | — | DIR INH INH IX1 IX | 3F 4F 5F 6F 7F | dd ff | 5 3 3 6 5 |
| CMP # <i>opr</i> CMP <i>opr</i> CMP <i>opr</i> CMP <i>opr</i> ,X CMP <i>opr</i> ,X CMP ,X | Compare Accumulator with Memory Byte | (A) – (M) | — | — | ↑ | ↑ | ↑ | IMM DIR EXT IX2 IX1 IX | A1 B1 C1 D1 E1 F1 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| COM <i>opr</i> COMA COM X COM <i>opr</i> ,X COM ,X | Complement Byte (One's Complement) | M ← (\overline{M}) = \$FF – (M) A ← (\overline{A}) = \$FF – (A) X ← (\overline{X}) = \$FF – (X) M ← (\overline{M}) = \$FF – (M) M ← (\overline{M}) = \$FF – (M) | — | — | ↑ | ↑ | 1 | DIR INH INH IX1 IX | 33 43 53 63 73 | dd ff | 5 3 3 6 5 |
| CPX # <i>opr</i> CPX <i>opr</i> CPX <i>opr</i> CPX <i>opr</i> ,X CPX <i>opr</i> ,X CPX ,X | Compare Index Register with Memory Byte | (X) – (M) | — | — | ↑ | ↑ | ↑ | IMM DIR EXT IX2 IX1 IX | A3 B3 C3 D3 E3 F3 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| DEC <i>opr</i> DECA DEC X DEC <i>opr</i> ,X DEC ,X | Decrement Byte | M ← (M) – 1 A ← (A) – 1 X ← (X) – 1 M ← (M) – 1 M ← (M) – 1 | — | — | ↑ | ↑ | — | DIR INH INH IX1 IX | 3A 4A 5A 6A 7A | dd ff | 5 3 3 6 5 |
| EOR # <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> ,X EOR <i>opr</i> ,X EOR ,X | EXCLUSIVE OR Accumulator with Memory Byte | A ← (A) ⊕ (M) | — | — | ↑ | ↑ | — | IMM DIR EXT IX2 IX1 IX | A8 B8 C8 D8 E8 F8 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| INC <i>opr</i> INCA INC X INC <i>opr</i> ,X INC ,X | Increment Byte | M ← (M) + 1 A ← (A) + 1 X ← (X) + 1 M ← (M) + 1 M ← (M) + 1 | — | — | ↑ | ↑ | — | DIR INH INH IX1 IX | 3C 4C 5C 6C 7C | dd ff | 5 3 3 6 5 |
| JMP <i>opr</i> JMP <i>opr</i> JMP <i>opr</i> ,X JMP <i>opr</i> ,X JMP ,X | Unconditional Jump | PC ← Jump Address | — | — | — | — | — | DIR EXT IX2 IX1 IX | BC CC DC EC FC | dd hh ll ee ff ff | 2 3 4 3 2 |

Table 12-6. Instruction Set Summary (Sheet 4 of 6)




| Source Form | Operation | Description | Effect on CCR | | | | | Address Mode | Opcode | Operand | Cycles |
|--|--------------------------------------|---|---------------|---|---|---|---|---------------------------------------|----------------------------------|----------------------------------|----------------------------|
| | | | H | I | N | Z | C | | | | |
| JSR <i>opr</i> JSR <i>opr</i> JSR <i>opr</i> ,X JSR <i>opr</i> ,X JSR ,X | Jump to Subroutine | PC ← (PC) + n (n = 1, 2, or 3) Push (PCL); SP ← (SP) - 1 Push (PCH); SP ← (SP) - 1 PC ← Effective Address | — | — | — | — | — | DIR EXT IX2 IX1 IX | BD CD DD ED FD | dd hh ll ee ff ff | 5 6 7 6 5 |
| LDA # <i>opr</i> LDA <i>opr</i> LDA <i>opr</i> LDA <i>opr</i> ,X LDA <i>opr</i> ,X LDA ,X | Load Accumulator with Memory Byte | A ← (M) | — | — | ↑ | ↑ | — | IMM DIR EXT IX2 IX1 IX | A6 B6 C6 D6 E6 F6 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| LDX # <i>opr</i> LDX <i>opr</i> LDX <i>opr</i> LDX <i>opr</i> ,X LDX <i>opr</i> ,X LDX ,X | Load Index Register with Memory Byte | X ← (M) | — | — | ↑ | ↑ | — | IMM DIR EXT IX2 IX1 IX | AE BE CE DE EE FE | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| LSL <i>opr</i> LSLA LSLX LSL <i>opr</i> ,X LSL ,X | Logical Shift Left (Same as ASL) |  | — | — | ↑ | ↑ | ↑ | DIR INH INH IX1 IX | 38 48 58 68 78 | dd ff | 5 3 3 6 5 |
| LSR <i>opr</i> LSRA LSRX LSR <i>opr</i> ,X LSR ,X | Logical Shift Right |  | — | — | 0 | ↑ | ↑ | DIR INH INH IX1 IX | 34 44 54 64 74 | dd ff | 5 3 3 6 5 |
| MUL | Unsigned Multiply | X : A ← (X) × (A) | 0 | — | — | — | 0 | INH | 42 | | 1 1 |
| NEG <i>opr</i> NEGA NEGX NEG <i>opr</i> ,X NEG ,X | Negate Byte (Two's Complement) | M ← -(M) = \$00 - (M) A ← -(A) = \$00 - (A) X ← -(X) = \$00 - (X) M ← -(M) = \$00 - (M) M ← -(M) = \$00 - (M) | — | — | ↑ | ↑ | ↑ | DIR INH INH IX1 IX | 30 40 50 60 70 | dd ff | 5 3 3 6 5 |
| NOP | No Operation | | — | — | — | — | — | INH | 9D | | 2 |
| ORA # <i>opr</i> ORA <i>opr</i> ORA <i>opr</i> ORA <i>opr</i> ,X ORA <i>opr</i> ,X ORA ,X | Logical OR Accumulator with Memory | A ← (A) ∨ (M) | — | — | ↑ | ↑ | — | IMM DIR EXT IX2 IX1 IX | AA BA CA DA EA FA | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| ROL <i>opr</i> ROLA ROLX ROL <i>opr</i> ,X ROL ,X | Rotate Byte Left through Carry Bit |  | — | — | ↑ | ↑ | ↑ | DIR INH INH IX1 IX | 39 49 59 69 79 | dd ff | 5 3 3 6 5 |

Table 12-6. Instruction Set Summary (Sheet 5 of 6)


| Source Form | Operation | Description | Effect on CCR | | | | | Address Mode | Opcode | Operand | Cycles |
|--|---|--|---------------|---|---|---|---|---------------------------------------|----------------------------------|----------------------------------|----------------------------|
| | | | H | I | N | Z | C | | | | |
| ROR <i>opr</i> RORA RORX ROR <i>opr,X</i> ROR ,X | Rotate Byte Right through Carry Bit |  | — | — | ↑ | ↑ | ↑ | DIR INH INH IX1 IX | 36 46 56 66 76 | dd ff | 5 3 3 6 5 |
| RSP | Reset Stack Pointer | SP ← \$00FF | — | — | — | — | — | INH | 9C | | 2 |
| RTI | Return from Interrupt | SP ← (SP) + 1; Pull (CCR) SP ← (SP) + 1; Pull (A) SP ← (SP) + 1; Pull (X) SP ← (SP) + 1; Pull (PCH) SP ← (SP) + 1; Pull (PCL) | ↑ | ↑ | ↑ | ↑ | ↑ | INH | 80 | | 9 |
| RTS | Return from Subroutine | SP ← (SP) + 1; Pull (PCH) SP ← (SP) + 1; Pull (PCL) | — | — | — | — | — | INH | 81 | | 6 |
| SBC # <i>opr</i> SBC <i>opr</i> SBC <i>opr,X</i> SBC <i>opr,X</i> SBC ,X | Subtract Memory Byte and Carry Bit from Accumulator | A ← (A) – (M) – (C) | — | — | ↑ | ↑ | ↑ | IMM DIR EXT IX2 IX1 IX | A2 B2 C2 D2 E2 F2 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| SEC | Set Carry Bit | C ← 1 | — | — | — | — | 1 | INH | 99 | | 2 |
| SEI | Set Interrupt Mask | I ← 1 | — | 1 | — | — | — | INH | 9B | | 2 |
| STA <i>opr</i> STA <i>opr</i> STA <i>opr,X</i> STA <i>opr,X</i> STA ,X | Store Accumulator in Memory | M ← (A) | — | — | ↑ | ↑ | — | DIR EXT IX2 IX1 IX | B7 C7 D7 E7 F7 | dd hh ll ee ff ff | 4 5 6 5 4 |
| STOP | Stop Oscillator and Enable IRQ Pin | | — | 0 | — | — | — | INH | 8E | | 2 |
| STX <i>opr</i> STX <i>opr</i> STX <i>opr,X</i> STX <i>opr,X</i> STX ,X | Store Index Register In Memory | M ← (X) | — | — | ↑ | ↑ | — | DIR EXT IX2 IX1 IX | BF CF DF EF FF | dd hh ll ee ff ff | 4 5 6 5 4 |
| SUB # <i>opr</i> SUB <i>opr</i> SUB <i>opr</i> SUB <i>opr,X</i> SUB <i>opr,X</i> SUB ,X | Subtract Memory Byte from Accumulator | A ← (A) – (M) | — | — | ↑ | ↑ | ↑ | IMM DIR EXT IX2 IX1 IX | A0 B0 C0 D0 E0 F0 | ii dd hh ll ee ff ff | 2 3 4 5 4 3 |
| SWI | Software Interrupt | PC ← (PC) + 1; Push (PCL) SP ← (SP) – 1; Push (PCH) SP ← (SP) – 1; Push (X) SP ← (SP) – 1; Push (A) SP ← (SP) – 1; Push (CCR) SP ← (SP) – 1; I ← 1 PCH ← Interrupt Vector High Byte PCL ← Interrupt Vector Low Byte | — | 1 | — | — | — | INH | 83 | | 1 0 |
| TAX | Transfer Accumulator to Index Register | X ← (A) | — | — | — | — | — | INH | 97 | | 2 |

Table 12-6. Instruction Set Summary (Sheet 6 of 6)

| Source Form | Operation | Description | Effect on CCR | | | | | Address Mode | Opcode | Operand | Cycles |
|--|--|-------------|---------------|---|---|---|---|--------------------------------|----------------------------|--------------|-----------------------|
| | | | H | I | N | Z | C | | | | |
| TST <i>opr</i> TSTA TSTX TST <i>opr,X</i> TST ,X | Test Memory Byte for Negative or Zero | (M) – \$00 | — | — | ↑ | ↑ | — | DIR INH INH IX1 IX | 3D 4D 5D 6D 7D | dd ff | 4 3 3 5 4 |
| TXA | Transfer Index Register to Accumulator | A ← (X) | — | — | — | — | — | INH | 9F | | 2 |
| WAIT | Stop CPU Clock and Enable Interrupts | | — | ↑ | — | — | — | INH | 8F | | 2 |

- | | | | |
|----------|---|------------|--------------------------------------|
| A | Accumulator | <i>opr</i> | Operand (one or two bytes) |
| C | Carry/borrow flag | PC | Program counter |
| CCR | Condition code register | PCH | Program counter high byte |
| dd | Direct address of operand | PCL | Program counter low byte |
| dd rr | Direct address of operand and relative offset of branch instruction | REL | Relative addressing mode |
| DIR | Direct addressing mode | <i>rel</i> | Relative program counter offset byte |
| ee ff | High and low bytes of offset in indexed, 16-bit offset addressing | rr | Relative program counter offset byte |
| EXT | Extended addressing mode | SP | Stack pointer |
| ff | Offset byte in indexed, 8-bit offset addressing | X | Index register |
| H | Half-carry flag | Z | Zero flag |
| hh ll | High and low bytes of operand address in extended addressing | # | Immediate value |
| I | Interrupt mask | ^ | Logical AND |
| ii | Immediate operand byte | ∨ | Logical OR |
| IMM | Immediate addressing mode | ⊕ | Logical EXCLUSIVE OR |
| INH | Inherent addressing mode | () | Contents of |
| IX | Indexed, no offset addressing mode | -() | Negation (two's complement) |
| IX1 | Indexed, 8-bit offset addressing mode | ← | Loaded with |
| IX2 | Indexed, 16-bit offset addressing mode | ? | If |
| M | Memory location | : | Concatenated with |
| N | Negative flag | ↑ | Set or cleared |
| <i>n</i> | Any bit | — | Not affected |

12.6 Opcode Map

See [Table 12-7](#).

Table 12-7. Opcode Map

| MSB LSB | Bit Manipulation | | Branch | Read-Modify-Write | | | | Control | | Register/Memory | | | | | | MSB LSB | |
|------------|------------------|----------------|------------------|-------------------|--------------------|--------------------|------------------|-----------------|---------------|-----------------|--------------|--------------|--------------|--------------|--------------|-------------|----------|
| | DIR | DIR | REL | DIR | INH | INH | IX1 | IX | INH | INH | IMM | DIR | EXT | IX2 | IX1 | | IX |
| 0 | BRSET0 DIR 2 | BSET0 DIR 2 | BRA REL 2 | NEG DIR 1 | NEGA INH 1 | NEGX INH 2 | NEG IX1 1 | NEG IX 1 | RTI INH 9 | | SUB IMM 2 | SUB DIR 3 | SUB EXT 3 | SUB IX2 2 | SUB IX1 1 | SUB IX 3 | 0 |
| 1 | BRCLR0 DIR 2 | BCLR0 DIR 2 | BRN REL 3 | | | | | | RTS INH 6 | | CMP IMM 2 | CMP DIR 3 | CMP EXT 3 | CMP IX2 2 | CMP IX1 1 | CMP IX 3 | 1 |
| 2 | BRSET1 DIR 2 | BSET1 DIR 2 | BHI REL 3 | | MUL INH 11 | | | | | | SBC IMM 2 | SBC DIR 3 | SBC EXT 3 | SBC IX2 2 | SBC IX1 1 | SBC IX 3 | 2 |
| 3 | BRCLR1 DIR 2 | BCLR1 DIR 2 | BLS REL 2 | COM DIR 1 | COMA INH 3 | COMX INH 2 | COM IX1 1 | COM IX 1 | SWI INH 10 | | CPX IMM 2 | CPX DIR 3 | CPX EXT 3 | CPX IX2 2 | CPX IX1 1 | CPX IX 3 | 3 |
| 4 | BRSET2 DIR 2 | BSET2 DIR 2 | BCC REL 2 | LSR DIR 1 | LSRA INH 1 | LSRX INH 2 | LSR IX1 1 | LSR IX 1 | | | AND IMM 2 | AND DIR 3 | AND EXT 3 | AND IX2 2 | AND IX1 1 | AND IX 3 | 4 |
| 5 | BRCLR2 DIR 2 | BCLR2 DIR 2 | BCS/BLO REL 3 | | | | | | | | BIT IMM 2 | BIT DIR 3 | BIT EXT 3 | BIT IX2 2 | BIT IX1 1 | BIT IX 3 | 5 |
| 6 | BRSET3 DIR 2 | BSET3 DIR 2 | BNE REL 2 | ROR DIR 1 | RORA INH 3 | RORX INH 2 | ROR IX1 1 | ROR IX 1 | | | LDA IMM 2 | LDA DIR 3 | LDA EXT 3 | LDA IX2 2 | LDA IX1 1 | LDA IX 3 | 6 |
| 7 | BRCLR3 DIR 2 | BCLR3 DIR 2 | BEQ REL 2 | ASR DIR 1 | ASRA INH 3 | ASRX INH 2 | ASR IX1 1 | ASR IX 1 | TAX INH 2 | | | STA DIR 3 | STA EXT 3 | STA IX2 2 | STA IX1 1 | STA IX 3 | 7 |
| 8 | BRSET4 DIR 2 | BSET4 DIR 2 | BHCC REL 2 | ASL/LSL DIR 1 | ASLA/LSLA INH 3 | ASLX/LSLX INH 2 | ASL/LSL IX1 1 | ASL/LSL IX 1 | CLC INH 2 | | EOR IMM 2 | EOR DIR 3 | EOR EXT 3 | EOR IX2 2 | EOR IX1 1 | EOR IX 3 | 8 |
| 9 | BRCLR4 DIR 2 | BCLR4 DIR 2 | BHCS REL 2 | ROL DIR 1 | ROLA INH 3 | ROLX INH 2 | ROL IX1 1 | ROL IX 1 | SEC INH 2 | | ADC IMM 2 | ADC DIR 3 | ADC EXT 3 | ADC IX2 2 | ADC IX1 1 | ADC IX 3 | 9 |
| A | BRSET5 DIR 2 | BSET5 DIR 2 | BPL REL 2 | DEC DIR 1 | DECA INH 3 | DECX INH 2 | DEC IX1 1 | DEC IX 1 | CLI INH 2 | | ORA IMM 2 | ORA DIR 3 | ORA EXT 3 | ORA IX2 2 | ORA IX1 1 | ORA IX 3 | A |
| B | BRCLR5 DIR 2 | BCLR5 DIR 2 | BMI REL 3 | | | | | | SEI INH 2 | | ADD IMM 2 | ADD DIR 3 | ADD EXT 3 | ADD IX2 2 | ADD IX1 1 | ADD IX 3 | B |
| C | BRSET6 DIR 2 | BSET6 DIR 2 | BMC REL 2 | INC DIR 1 | INCA INH 3 | INCX INH 2 | INC IX1 1 | INC IX 1 | RSP INH 2 | | | JMP DIR 3 | JMP EXT 3 | JMP IX2 2 | JMP IX1 1 | JMP IX 3 | C |
| D | BRCLR6 DIR 2 | BCLR6 DIR 2 | BMS REL 2 | TST DIR 1 | TSTA INH 3 | TSTX INH 2 | TST IX1 1 | TST IX 1 | NOP INH 2 | | BSR REL 2 | JSR DIR 3 | JSR EXT 3 | JSR IX2 2 | JSR IX1 1 | JSR IX 3 | D |
| E | BRSET7 DIR 2 | BSET7 DIR 2 | BIL REL 3 | | | | | | STOP INH 2 | | LDX IMM 2 | LDX DIR 3 | LDX EXT 3 | LDX IX2 2 | LDX IX1 1 | LDX IX 3 | E |
| F | BRCLR7 DIR 2 | BCLR7 DIR 2 | BIH REL 2 | CLR DIR 1 | CLRA INH 3 | CLR INH 2 | CLR IX1 1 | CLR IX 1 | WAIT INH 2 | TXA INH 2 | | STX DIR 3 | STX EXT 3 | STX IX2 2 | STX IX1 1 | STX IX 3 | F |

INH = Inherent REL = Relative
 IMM = Immediate IX = Indexed, No Offset
 DIR = Direct IX1 = Indexed, 8-Bit Offset
 EXT = Extended IX2 = Indexed, 16-Bit Offset

LSB of Opcode in Hexadecimal

| | | |
|------------|-----------------|--|
| MSB LSB | 0 | MSB of Opcode in Hexadecimal |
| 0 | BRSET0 DIR 2 | Number of Cycles Opcode Mnemonic Number of Bytes/Addressing Mode |

Section 13. Electrical Specifications

13.1 Contents

| | | |
|-------|---|-----|
| 13.2 | Introduction | 165 |
| 13.3 | Maximum Ratings | 166 |
| 13.4 | Operating Temperature Range | 167 |
| 13.5 | Thermal Characteristics | 167 |
| 13.6 | Power Considerations | 168 |
| 13.7 | 5.0-Volt DC Electrical Characteristics | 169 |
| 13.8 | 3.3-Volt DC Electrical Characteristics | 170 |
| 13.9 | 5.0-Volt Control Timing | 175 |
| 13.10 | 3.3-Volt Control Timing | 176 |
| 13.11 | 5.0-Volt Serial Peripheral Interface (SPI) Timing | 179 |
| 13.12 | 3.3-Volt Serial Peripheral Interface (SPI) Timing | 181 |

13.2 Introduction

This section contains electrical and timing specifications.

13.3 Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table here. Keep V_{In} and V_{Out} within the range $V_{SS} \leq (V_{In} \text{ or } V_{Out}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD} .

| Rating ⁽¹⁾ | Symbol | Value | Unit |
|---|-----------|--|------|
| Supply voltage | V_{DD} | -0.3 to +7.0 | V |
| Input voltage | V_{In} | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V |
| Programming voltage | V_{PP} | $V_{DD} - 0.3$ to 16.0 | |
| Bootstrap mode (\overline{IRQ} pin only) | V_{In} | $V_{SS} - 0.3$ to $2 \times V_{DD} + 0.3$ | V |
| Current drain per pin excluding V_{DD} and V_{SS} | I | 25 | mA |
| Storage temperature range | T_{STG} | -65 to +150 | °C |

1. Voltages referenced to V_{SS}

NOTE: *This device is not guaranteed to operate properly at the maximum ratings. Refer to [13.7 5.0-Volt DC Electrical Characteristics](#) and [13.8 3.3-Volt DC Electrical Characteristics](#) for guaranteed operating conditions.*


13.4 Operating Temperature Range

| Rating ⁽¹⁾ | Symbol | Value | Unit |
|--|--------|--------------------------------|------|
| Operating temperature range ⁽²⁾ MC68HC705C4ACB MC68HC705C4ACFB MC68HC705C4ACP MC68HC705C4ACFN | T_A | T_L to T_H – 40 to + 85 | °C |

1. Voltages referenced to V_{SS}
2. C = Extended temperature range (– 40°C to + 85°C)
P = Plastic dual in-line package (PDIP)
B = Plastic shrink dual in-line package (SDIP)
FN = Plastic-leaded chip carrier (PLCC)
FB = Quad flat pack (QFP)

13.5 Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|---|---------------|----------------------|------|
| Thermal resistance Plastic dual in-line package (DIP) Plastic leaded chip carrier (PLCC) Quad flat pack (QFP) Plastic shrink DIP (SDIP) | θ_{JA} | 60 70 95 60 | °C/W |



$V_{DD} = 4.5 \text{ V}$

| Pins | R1 | R2 | C |
|--|---------|---------|-------|
| PA7–PA0 PB7–PB0 PC7–PC0 PD4–PD1 | 3.26 kΩ | 2.38 kΩ | 50 pF |

$V_{DD} = 3.0 \text{ V}$

| Pins | R1 | R2 | C |
|--|----------|---------|--------|
| PA7–PA0 PB7–PB0 PC7–PC0 PD4–PD1 | 10.91 kΩ | 6.32 kΩ | 50 pF |
| PD7, PD5, PD0 | 6 kΩ | 6 kΩ | 200 pF |

Figure 13-1. Equivalent Test Load

13.6 Power Considerations

The average chip junction temperature, T_J , in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (1)$$

Where:

T_A = ambient temperature in °C

θ_{JA} = package thermal resistance, junction to ambient in °C/W

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{CC} \times V_{CC}$ = chip internal power dissipation

$P_{I/O}$ = power dissipation on input and output pins (user-determined)

For most applications, $P_{I/O} < P_{INT}$ and can be neglected.

Ignoring $P_{I/O}$, the relationship between P_D and T_J is approximately:

$$P_D = \frac{K}{T_J + 273^\circ\text{C}} \quad (2)$$

Solving equations (1) and (2) for K gives:

$$= P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

13.7 5.0-Volt DC Electrical Characteristics

| Characteristic ⁽¹⁾ | Symbol | Min | Typ ⁽²⁾ | Max | Unit |
|--|-----------------------|---------------------|---------------------------|------------------------|--------------------------------|
| Output voltage, $I_{Load} \leq 10.0 \mu A$ | V_{OL} V_{OH} | — $V_{DD} - 0.1$ | — — | 0.1 — | V |
| Output high voltage $I_{Load} = -0.8 \text{ mA}$, PA7–PA0, PB7–PB0, PC6–PC0, TCMP (see Figure 13-2) $I_{Load} = -1.6 \text{ mA}$, PD4–PD1 (see Figure 13-3) $I_{Load} = -5.0 \text{ mA}$, PC7 | V_{OH} | $V_{DD} - 0.8$ | — — — | — — — | V |
| Output low voltage (see Figure 13-4) $I_{Load} = 1.6 \text{ mA}$ PA7–PA0, PB7–PB0, PC6–PC0, PD4–PD1 $I_{Load} = 20 \text{ mA}$, PC7 | V_{OL} | — — | — — | 0.4 0.4 | V |
| Input high voltage PA7–PA0, PB7–PB0, PC7–PC0, PD5–PD0, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1 | V_{IH} | $0.7 \times V_{DD}$ | — | V_{DD} | V |
| Input low voltage PA7–PA0, PB7–PB0, PC7–PC0, PD5–PD0, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1 | V_{IL} | V_{SS} | — | $0.2 \times V_{DD}$ | V |
| EPROM programming voltage | V_{PP} | 14.5 | 14.75 | 15.0 | V |
| EPROM/OTPROM programming current | I_{PP} | — | 5 | 10 | mA |
| User mode current | I_{PP} | — | — | ± 10 | mA |
| Data-retention mode (0°C to 70°C) | V_{RM} | 2.0 | — | — | V |
| Supply current ⁽³⁾ Run ⁽⁴⁾ Wait ⁽⁵⁾ Stop ⁽⁶⁾ 25°C –40°C to +85°C | I_{DD} | — — — — | 5.0 1.95 5.0 5.0 | 7.0 3.0 50 50 | mA mA μA μA |
| I/O ports hi-z leakage current PA7–PA0, PB7–PB0, PC7–PC0, PD4–PD1, PD7, \overline{RESET} | I_{IL} | — | — | ± 10 | μA |
| Input current, \overline{IRQ} , TCAP, OSC1, PD0, PD5 | I_{In} | — | — | ± 1 | μA |
| Capacitance Ports (as input or output) \overline{RESET} , \overline{IRQ} , TCAP, PD0–PD5, PD7 | C_{Out} C_{In} | — — | — — | 12 8 | pF |

- $V_{DD} = 5 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted.
- Typical values reflect average measurements at midpoint of voltage range at 25°C.
- I_{DD} measured with port B pullup devices disabled.
- Run (operating) I_{DD} measured using external square wave clock source ($f_{OSC} = 4.2 \text{ MHz}$). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. OSC2 capacitance linearly affects run I_{DD} .
- Wait I_{DD} measured using external square wave clock source ($f_{OSC} = 4.2 \text{ MHz}$). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$. All ports configured as inputs. SPI and SCI disabled. If SPI and SCI enabled, add 10% current draw. OSC2 capacitance linearly affects wait I_{DD} .
- Stop I_{DD} measured with $OSC1 = V_{DD}$. All ports configured as inputs. $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.

13.8 3.3-Volt DC Electrical Characteristics

| Characteristic ⁽¹⁾ | Symbol | Min | Typ ⁽²⁾ | Max | Unit |
|---|----------------------|---------------------|----------------------|---------------------|---------------------|
| Output voltage, $I_{Load} \leq 10.0 \mu A$ | V_{OL} V_{OH} | — $V_{DD} - 0.1$ | — — | 0.1 — | V |
| Output high voltage $I_{Load} = -0.2 \text{ mA}$ PA7–PA0, PB7–PB0, PC6–PC0, TCMP (see Figure 13-2) $I_{Load} = -0.4 \text{ mA}$ PD4–PD1 (see Figure 13-3) $I_{Load} = -1.5 \text{ mA}$ PC7 | V_{OH} | $V_{DD} - 0.3$ | — — — | — — — | V |
| Output low voltage (see Figure 13-4) $I_{Load} = 0.4 \text{ mA}$ PA7–PA0, PB7–PB0, PC6–PC0, PD4–PD1 $I_{Load} = 6.0 \text{ mA}$ PC7 | V_{OL} | — — | — — | 0.3 0.3 | V |
| Input high voltage PA7–PA0, PB7–PB0, PC7–PC0, PD5–PD0, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1 | V_{IH} | $0.7 \times V_{DD}$ | — | V_{DD} | V |
| Input low voltage PA7–PA0, PB7–PB0, PC7–PC0, PD5–PD0, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1 | V_{IL} | V_{SS} | — | $0.2 \times V_{DD}$ | V |
| Data-retention mode (0°C to 70°C) | V_{RM} | 2.0 | — | — | V |
| Supply current ⁽³⁾ Run ⁽⁴⁾ Wait ⁽⁵⁾ Stop ⁽⁶⁾ | I_{DD} | — — — | 1.53 0.711 2.0 | 3.0 1.0 20 | mA mA μA |
| I/O ports hi-z leakage current PA7–PA0, PB7–PB0, PC7–PC0, PD4–PD1, PD7, \overline{RESET} | I_{IL} | — | — | ± 10 | μA |
| Input current \overline{IRQ} , TCAP, OSC1, PD5, PD0 | I_{In} | — | — | ± 1 | μA |

1. $V_{DD} = 3.3 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted.


2. Typical values at midpoint of voltage range, 25°C only.

3. I_{DD} measured with port B pullup devices disabled.

4. Run (operating) I_{DD} measured using external square wave clock source ($f_{OSC} = 2.0 \text{ MHz}$). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. OSC2 capacitance linearly affects run I_{DD} .

5. Wait I_{DD} measured using external square wave clock source ($f_{OSC} = 2.0 \text{ MHz}$). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$. All ports configured as inputs. SPI and SCI disabled. If SPI and SCI enabled, add 10% current draw. OSC2 capacitance linearly affects wait I_{DD} .


6. Stop I_{DD} measured with $OSC1 = V_{DD}$. All ports configured as inputs. $V_{IL} = 0.2 \text{ V}$; $V_{IH} = V_{DD} - 0.2 \text{ V}$.



Notes:

1. At $V_{DD} = 5.0\text{ V}$, devices are specified and tested for $(V_{DD} - V_{OH}) \leq 800\text{ mV}$ @ $I_{OH} = -0.8\text{ mA}$.
2. At $V_{DD} = 3.3\text{ V}$, devices are specified and tested for $(V_{DD} - V_{OH}) \leq 300\text{ mV}$ @ $I_{OH} = -0.2\text{ mA}$.

(a) V_{OH} versus I_{OH} for Ports A, B, PC6-PC0, and TCMP




Notes:

1. At $V_{DD} = 5.0\text{ V}$, devices are specified and tested for $(V_{DD} - V_{OH}) \leq 800\text{ mV}$ @ $I_{OH} = -1.6\text{ mA}$.
2. At $V_{DD} = 3.3\text{ V}$, devices are specified and tested for $(V_{DD} - V_{OH}) \leq 300\text{ mV}$ @ $I_{OH} = -0.4\text{ mA}$.

(b) V_{OH} versus I_{OH} for PD4-PD1

Figure 13-2. Typical Voltage Compared to Current




Notes:


1. At $V_{DD} = 5.0$ V, devices are specified and tested for $V_{OL} \leq 400$ mV @ $I_{OL} = 1.6$ mA.
2. At $V_{DD} = 3.3$ V, devices are specified and tested for $V_{OL} \leq 300$ mV @ $I_{OL} = 0.4$ mA.

(c) V_{OL} versus I_{OL} for All Ports Except PC7

Figure 13-2. Typical Voltage Compared to Current (Continued)




(a) Wait Mode




(b) Run Mode

Figure 13-3. Typical Current versus Internal Frequency for Run and Wait Modes

Electrical Specifications



(a) Maximum Current Drain versus Frequency @ $3.3 \text{ V} \pm 10\%$



(b) Maximum Current Drain versus Frequency @ $5 \text{ V} \pm 10\%$

Figure 13-4. Total Current Drain versus Frequency

13.9 5.0-Volt Control Timing

| Characteristic ⁽¹⁾ | Symbol | Min | Max | Unit |
|---|--|-------------------|-------------|------------------------------|
| Frequency of operation Crystal option External clock option | f_{OSC} | — dc | 4.2 4.2 | MHz |
| Internal operating frequency Crystal ($f_{OSC} \div 2$) External clock ($f_{OSC} \div 2$) | f_{OP} | — dc | 2.1 2.1 | MHz |
| Cycle time (see Figure 13-7) | t_{CYC} | 480 | — | ns |
| Crystal oscillator startup time (see Figure 13-7) | t_{OXOV} | — | 100 | ms |
| Stop recovery startup time (crystal oscillator) (see Figure 13-6) | t_{ILCH} | — | 100 | ms |
| \overline{RESET} pulse width (see Figure 13-7) | t_{RL} | 8 | — | t_{CYC} |
| Timer Resolution ⁽²⁾ Input capture pulse width (see Figure 13-5) Input capture pulse period (see Figure 13-5) | t_{RESL} t_{TH}, t_{TL} t_{TLTL} | 4.0 125 (3) | — — — | t_{CYC} ns t_{CYC} |
| Interrupt pulse width low (edge-triggered) (see Figure 4-2. External Interrupt Timing) | t_{ILIH} | 125 | — | ns |
| Interrupt pulse period (see Figure 4-2. External Interrupt Timing) | t_{ILIL} | (4) | — | t_{CYC} |
| OSC1 pulse width | t_{OH}, t_{OL} | 90 | — | ns |

1. $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$; $T_A = T_L$ to T_H

2. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.

3. The minimum period, t_{TLTL} , should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.

4. The minimum period, t_{ILIL} , should not be less than the number of cycle times it takes to execute the interrupt service routine plus $19 t_{CYC}$.

13.10 3.3-Volt Control Timing


| Characteristic ⁽¹⁾ | Symbol | Min | Max | Unit |
|---|--|-------------------|-------------|------------------------------|
| Frequency of operation Crystal option External clock option | f_{OSC} | — dc | 2.0 2.0 | MHz |
| Internal operating frequency Crystal ($f_{OSC} \div 2$) External clock ($f_{OSC} \div 2$) | f_{OP} | — dc | 1.0 1.0 | MHz |
| Cycle time (see Figure 13-7) | t_{CYC} | 1000 | — | ns |
| Crystal oscillator startup time (see Figure 13-7) | t_{OXOV} | — | 100 | ms |
| Stop recovery startup time (crystal oscillator) (see Figure 13-6) | t_{ILCH} | — | 100 | ms |
| RESET pulse width, excluding power-up (see Figure 13-7) | t_{RL} | 8 | — | t_{CYC} |
| Timer Resolution ⁽²⁾ Input capture pulse width (see Figure 13-5) Input capture pulse period (see Figure 13-5) | t_{RESL} t_{TH}, t_{TL} t_{TLTL} | 4.0 250 (3) | — — — | t_{CYC} ns t_{CYC} |
| Interrupt pulse width low (edge-triggered) (see Figure 4-2. External Interrupt Timing) | t_{LILH} | 250 | — | ns |
| Interrupt pulse period (see Figure 4-2. External Interrupt Timing) | t_{LIL} | (4) | — | t_{CYC} |
| OSC1 pulse width | t_{OH}, t_{OL} | 200 | — | ns |

1. $V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ Vdc}$, $V_{SS} = 0 \text{ Vdc}$; $T_A = T_L$ to T_H

2. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.


3. The minimum period, t_{TLTL} , should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.

4. The minimum period, t_{LIL} , should not be less than the number of cycle times it takes to execute the interrupt service routine plus $19 t_{CYC}$.



* Refer to timer resolution data in [Figure 13-6](#) and [Figure 13-7](#).


Figure 13-5. Timer Relationships



Notes:

1. Represents the internal gating of the OSC1 pin
2. \overline{IRQ} pin edge-sensitive option
3. \overline{IRQ} pin level and edge-sensitive option
4. RESET vector address shown for timing example

Figure 13-6. Stop Recovery Timing Diagram



* OSC1 line is not meant to represent frequency. It is only used to represent time.
 ** Internal timing signal and bus information are not available externally.
 *** The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

Figure 13-7. Power-On Reset and External Reset Timing Diagram

13.11 5.0-Volt Serial Peripheral Interface (SPI) Timing

| Number ⁽¹⁾ | Characteristic ⁽²⁾ | Symbol | Min | Max | Unit |
|-----------------------|---|----------------------------------|------------|------------|--------------------|
| | Operating frequency Master Slave | $f_{OP(M)}$ $f_{OP(S)}$ | dc dc | 0.5 2.1 | f_{OP} MHz |
| 1 | Cycle time Master Slave | $t_{CYC(M)}$ $t_{CYC(S)}$ | 2.0 480 | — — | t_{CYC} ns |
| 2 | Enable lead time Master Slave | $t_{Lead(M)}$ $t_{Lead(S)}$ | (3) 240 | — — | ns |
| 3 | Enable lag time Master Slave | $t_{Lag(M)}$ $t_{Lag(S)}$ | (2) 720 | — — | ns |
| 4 | Clock (SCK) high time Master Slave | $t_{W(SCKH)M}$ $t_{W(SCKH)S}$ | 340 190 | — — | ns |
| 5 | Clock (SCK) low time Master Slave | $t_{W(SCKL)M}$ $t_{W(SCKL)S}$ | 340 190 | — — | ns |
| 6 | Data setup time (inputs) Master Slave | $t_{SU(M)}$ $t_{SU(S)}$ | 100 100 | — — | ns |
| 7 | Data hold time (inputs) Master Slave | $t_{H(M)}$ $t_{H(S)}$ | 100 100 | — — | ns |
| 8 | Access time ⁽⁴⁾ Slave | t_A | 0 | 120 | ns |
| 9 | Disable time ⁽⁵⁾ Slave | t_{DIS} | — | 240 | ns |
| 10 | Data Valid time Master (before capture edge) Slave (after enable edge) ⁽⁶⁾ | $t_{V(M)}$ $t_{V(S)}$ | 0.25 — | — 240 | $t_{CYC(M)}$ ns |

Continued

Electrical Specifications

| Number ⁽¹⁾ | Characteristic ⁽²⁾ | Symbol | Min | Max | Unit |
|-----------------------|---|----------------------------|-----------|------------|--------------------|
| 11 | Data hold time (outputs) Master (after capture edge) Slave (after enable edge) | $t_{HO(M)}$ $t_{HO(S)}$ | 0.25 0 | — — | $t_{CYC(M)}$ ns |
| 12 | Rise time ⁽⁷⁾ SPI outputs (SCK, MOSI, MISO) SPI inputs (SCK, MOSI, MISO, SS) | $t_{R(M)}$ $t_{R(S)}$ | — — | 100 2.0 | ns μ s |
| 13 | Fall time ⁽⁸⁾ SPI outputs (SCK, MOSI, MISO) SPI inputs (SCK, MOSI, MISO, SS) | $t_{F(M)}$ $t_{F(S)}$ | — — | 100 2.0 | ns μ s |

1. Numbers refer to dimensions in [Figure 13-8. SPI Master Timing](#) and [Figure 13-9. SPI Slave Timing](#).

2. $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$

3. Signal production depends on software.

4. Time to data active from high-impedance state

5. Hold time to high-impedance state

6. With 200 pF on all SPI pins

7. 20% of V_{DD} to 70% of V_{DD} ; $C_L = 200 \text{ pF}$

8. 70% of V_{DD} to 20% of V_{DD} ; $C_L = 200 \text{ pF}$

13.12 3.3-Volt Serial Peripheral Interface (SPI) Timing

| Number ⁽¹⁾ | Characteristic ⁽²⁾ | Symbol | Min | Max | Unit |
|-----------------------|---|----------------------------------|-------------|------------|--------------------|
| | Operating frequency Master Slave | $f_{OP(M)}$ $f_{OP(S)}$ | dc | 0.5 2.1 | f_{OP} MHz |
| 1 | Cycle time Master Slave | $t_{CYC(M)}$ $t_{CYC(S)}$ | 2.0 1 | — — | t_{CYC} ns |
| 2 | Enable lead time Master Slave | $t_{Lead(M)}$ $t_{Lead(S)}$ | (3) 500 | — — | ns |
| 3 | Enable lag time Master Slave | $t_{Lag(M)}$ $t_{Lag(S)}$ | (2) 1500 | — — | ns |
| 4 | Clock (SCK) high time Master Slave | $t_{W(SCKH)M}$ $t_{W(SCKH)S}$ | 720 400 | — — | ns |
| 5 | Clock (SCK) low time Master Slave | $t_{W(SCKL)M}$ $t_{W(SCKL)S}$ | 720 400 | — — | ns |
| 6 | Data setup time (inputs) Master Slave | $t_{SU(M)}$ $t_{SU(S)}$ | 200 200 | — — | ns |
| 7 | Data hold time (inputs) Master Slave | $t_{H(M)}$ $t_{H(S)}$ | 200 200 | — — | ns |
| 8 | Access time ⁽⁴⁾ Slave | t_A | 0 | 250 | ns |
| 9 | Disable time ⁽⁵⁾ Slave | t_{DIS} | — | 500 | ns |
| 10 | Data valid time Master (before capture edge) Slave (after enable edge) ⁽⁶⁾ | $t_{V(M)}$ $t_{V(S)}$ | 0.25 — | — 500 | $t_{CYC(M)}$ ns |

Continued

Electrical Specifications

| Number ⁽¹⁾ | Characteristic ⁽²⁾ | Symbol | Min | Max | Unit |
|-----------------------|---|----------------------------|-----------|------------|--------------------|
| 11 | Data hold time (outputs) Master (after capture edge) Slave (after enable edge) | $t_{HO(M)}$ $t_{HO(S)}$ | 0.25 0 | — — | $t_{CYC(M)}$ ns |
| 12 | Rise time ⁽⁷⁾ SPI outputs (SCK, MOSI, MISO) SPI inputs (SCK, MOSI, MISO, SS) | $t_{R(M)}$ $t_{R(S)}$ | — — | 200 2.0 | ns μ s |
| 13 | Fall time ⁽⁸⁾ SPI outputs (SCK, MOSI, MISO) SPI inputs (SCK, MOSI, MISO, SS) | $t_{F(M)}$ $t_{F(S)}$ | — — | 200 2.0 | ns μ s |

1. Numbers refer to dimensions in [Figure 13-8. SPI Master Timing](#) and [Figure 13-9. SPI Slave Timing](#).

2. $V_{DD} = 3.3 \text{ Vdc} \pm 10\%$

3. Signal production depends on software.


4. Time to data active from high-impedance state

5. Hold time to high-impedance state

6. With 200 pF on all SPI pins


7. 20% of V_{DD} to 70% of V_{DD} ; $C_L = 200 \text{ pF}$

8. 70% of V_{DD} to 20% of V_{DD} ; $C_L = 200 \text{ pF}$



Note: This first clock edge is generated internally, but is not seen at the SCK pin.


a) SPI Master Timing (CPHA = 0)



Note: This last clock edge is generated internally, but is not seen at the SCK pin.


b) SPI Master Timing (CPHA = 1)

Figure 13-8. SPI Master Timing



Note: Not defined, but normally MSB of character just received

a) SPI Slave Timing (CPHA = 0)



Note: Not defined, but normally LSB of character previously transmitted

b) SPI Slave Timing (CPHA = 1)

Figure 13-9. SPI Slave Timing

Section 14. Mechanical Specifications

14.1 Contents


| | | |
|------|--|-----|
| 14.2 | Introduction | 185 |
| 14.3 | 40-Pin Plastic Dual In-Line Package (PDIP). | 186 |
| 14.4 | 42-Pin Shrink Dual In-Line Package (SDIP). | 186 |
| 14.5 | 44-Lead Plastic-Leaded Chip Carrier (PLCC) | 187 |
| 14.6 | 44-Pin Quad Flat Pack (QFP). | 188 |

14.2 Introduction

Package dimensions available at the time of this publication for the MC68HC705C4A are provided in this section. The packages are:

- 40-pin plastic dual in-line package (PDIP)
- 42-pin shrink dual in-line package (SDIP)
- 44-lead plastic-leaded chip carrier (PLCC)
- 44-pin quad flat pack (QFP)

14.3 40-Pin Plastic Dual In-Line Package (PDIP)




- NOTES:
1. POSITION TOLERANCE OF LEADS (D), SH. BEWITHIN 0.25 (0.010) AT MAXIMUM MATE CONDITIONS, IN RELATION TO SEATING F AND EACH OTHER.
 2. DIMENSION L TO CENTER OF LEADS WHE FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|-------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 51.69 | 52.45 | 2.035 | 2.065 |
| B | 13.72 | 14.22 | 0.540 | 0.560 |
| C | 3.94 | 5.08 | 0.155 | 0.200 |
| D | 0.36 | 0.56 | 0.014 | 0.022 |
| F | 1.02 | 1.52 | 0.040 | 0.060 |
| G | 2.54 BSC | | 0.100 BSC | |
| H | 1.65 | 2.16 | 0.065 | 0.085 |
| J | 0.20 | 0.38 | 0.008 | 0.015 |
| K | 2.92 | 3.43 | 0.115 | 0.135 |
| L | 15.24 BSC | | 0.600 BSC | |
| M | 0° | 1° | 0° | 1° |
| N | 0.51 | 1.02 | 0.020 | 0.040 |

Figure 14-1. MC68HC705C4AP Package Dimensions (Case #711)

14.4 42-Pin Shrink Dual In-Line Package (SDIP)




- NOTES:
1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25 (0.010).

| DIM | INCHES | | MILLIMETERS | |
|-----|-----------|-------|-------------|-------|
| | MIN | MAX | MIN | MAX |
| A | 1.435 | 1.465 | 36.45 | 37.21 |
| B | 0.540 | 0.560 | 13.72 | 14.22 |
| C | 0.155 | 0.200 | 3.94 | 5.08 |
| D | 0.014 | 0.022 | 0.36 | 0.56 |
| F | 0.032 | 0.046 | 0.81 | 1.17 |
| G | 0.070 BSC | | 1.778 BSC | |
| H | 0.300 BSC | | 7.62 BSC | |
| J | 0.008 | 0.015 | 0.20 | 0.38 |
| K | 0.115 | 0.135 | 2.92 | 3.43 |
| L | 0.600 BSC | | 15.24 BSC | |
| M | 0° | 15° | 0° | 15° |
| N | 0.020 | 0.040 | 0.51 | 1.02 |

Figure 14-2. MC68HC705C4AB Package Dimensions (Case #858)

14.5 44-Lead Plastic-Leaded Chip Carrier (PLCC)



NOTES:

- DATUMS -L-, -M-, AND -N- ARE DETERMINED WHERE TOP OF LEAD SHOULDERS EXITS PLASTIC BODY AT MOLD PARTING LINE.
- DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
- DIMENSION R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.25) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF THE MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940188). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO SMALLER THAN 0.025 (0.635).

| DIM | INCHES | | MILLIMETERS | |
|-----|-----------|-------|-------------|-------|
| | MIN | MAX | MIN | MAX |
| A | 0.685 | 0.695 | 17.40 | 17.65 |
| B | 0.685 | 0.695 | 17.40 | 17.65 |
| C | 0.165 | 0.180 | 4.20 | 4.57 |
| E | 0.090 | 0.110 | 2.29 | 2.79 |
| F | 0.013 | 0.019 | 0.33 | 0.48 |
| G | 0.050 BSC | | 1.27 BSC | |
| H | 0.026 | 0.032 | 0.66 | 0.81 |
| J | 0.020 | — | 0.51 | — |
| K | 0.025 | — | 0.64 | — |
| R | 0.650 | 0.656 | 16.51 | 16.66 |
| U | 0.650 | 0.656 | 16.51 | 16.66 |
| V | 0.042 | 0.048 | 1.07 | 1.21 |
| W | 0.042 | 0.048 | 1.07 | 1.21 |
| X | 0.042 | 0.056 | 1.07 | 1.42 |
| Y | — | 0.020 | — | 0.50 |
| Z | 2° | 10° | 2° | 10° |
| G1 | 0.610 | 0.630 | 15.50 | 16.00 |
| K1 | 0.040 | — | 1.02 | — |

Figure 14-3. MC68HC705C4AFN Package Dimensions (Case #777)

14.6 44-Pin Quad Flat Pack (QFP)




Figure 14-4. MC68HC705C4AFB Package Dimensions (Case #824E)

Section 15. Ordering Information

15.1 Contents

| | | |
|------|-----------------------------|-----|
| 15.2 | Introduction | 189 |
| 15.3 | MCU Order Numbers | 189 |

15.2 Introduction

This section contains ordering information for the available package types.

15.3 MCU Order Numbers

Table 15-1 lists the MC order numbers.

Table 15-1. MC68HC705C4A Order Numbers

| Package Type | Temperature Range | Order Number |
|--|-------------------|---|
| 40-pin plastic dual in-line package (PDIP) | −40°C to +85°C | MC68HC705C4AC ⁽¹⁾ P ⁽²⁾ |
| 42-pin shrink dual in-line package (SDIP) | −40°C to +85°C | MC68HC705C4ACB ⁽³⁾ |
| 44-lead plastic-leaded chip carrier (PLCC) | −40°C to +85°C | MC68HC705C4ACFN ⁽⁴⁾ |
| 44-pin quad flat pack (QFP) | −40°C to +85°C | MC68HC705C4ACFB ⁽⁵⁾ |

1. C = Extended temperature range (−40°C to +85°C)
2. P = Plastic dual in-line package (PDIP)
3. B = Shrink dual in-line package (SDIP)
4. FN = Plastic-leaded chip carrier (PLCC)
5. FB = Quad flat pack (QFP)

Ordering Information

Appendix A. MC68HSC705C4A

A.1 Contents

| | | |
|-----|---|-----|
| A.2 | Introduction | 191 |
| A.3 | 5.0-Volt High-Speed DC Electrical Characteristics | 192 |
| A.4 | 3.3-Volt High-Speed DC Electrical Characteristics | 193 |
| A.5 | 5.0-Volt High-Speed Control Timing | 194 |
| A.6 | 3.3-Volt High-Speed Control Timing | 194 |
| A.7 | 5.0-Volt High-Speed SPI Timing | 195 |
| A.8 | 3.3-Volt High-Speed SPI Timing | 197 |
| A.9 | Ordering Information | 199 |

A.2 Introduction

The MC68HSC705C4A is an enhanced, high-speed version of the MC68HC705C4A, featuring a 4-MHz bus speed.

The data in this document applies to the MC68HSC705C4A with the exceptions given in this appendix.

A.3 5.0-Volt High-Speed DC Electrical Characteristics

| Characteristic ⁽¹⁾ | Symbol | Min | Typ ⁽²⁾ | Max | Unit |
|--|----------|----------------|--------------------|-----|------|
| Output high voltage $I_{Load} = -0.8 \text{ mA}$ PA7–PA0, PB7–PB0, PC6–PC0, TCMP $I_{Load} = -1.6 \text{ mA}$ PD4–PD1 $I_{Load} = -5.0 \text{ mA}$ PC7 | V_{OH} | $V_{DD} - 0.8$ | — | — | V |
| Output low voltage $I_{Load} = 1.6 \text{ mA}$ PA7–PA0, PB7–PB0, PC6–PC0, PD4–PD1 $I_{Load} = 20 \text{ mA}$ PC7 | V_{OL} | — | — | 0.4 | V |
| Supply current ⁽³⁾ Run ⁽⁴⁾ Wait ⁽⁵⁾ Stop ⁽⁶⁾ 25°C –40°C to +85°C | I_{DD} | — | 5.92 | 14 | mA |
| | | — | 2.27 | 7.0 | mA |
| | | — | 5 | 50 | μA |
| | | — | 2.0 | 50 | μA |

1. $V_{DD} = 5 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted.

2. Typical values reflect average measurements at midpoint of voltage range at 25°C.

3. I_{DD} measured with port B pullup devices disabled.

4. Run (operating) I_{DD} measured using external square wave clock source ($f_{OSC} = 8.0 \text{ MHz}$). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. OSC2 capacitance linearly affects run I_{DD} .

5. Wait I_{DD} measured using external square wave clock source ($f_{OSC} = 8.0 \text{ MHz}$). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$. All ports configured as inputs. SPI and SCI disabled. If SPI and SCI enabled, add 10% current draw. OSC2 capacitance linearly affects wait I_{DD} .

6. Stop I_{DD} measured with $OSC1 = V_{DD}$. All ports configured as inputs. $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.

A.4 3.3-Volt High-Speed DC Electrical Characteristics

| Characteristic ⁽¹⁾ | Symbol | Min | Typ ⁽²⁾ | Max | Unit |
|--|----------|----------------|--------------------|-----|---------------|
| Output high voltage $I_{Load} = -0.2 \text{ mA}$ PA7–PA0, PB7–PB0, PC6–PC0, TCMP $I_{Load} = -0.4 \text{ mA}$ PD4–PD1 $I_{Load} = -1.5 \text{ mA}$ PC7 | V_{OH} | $V_{DD} - 0.3$ | — | — | V |
| Output low voltage $I_{Load} = 0.4 \text{ mA}$ PA7–PA0, PB7–PB0, PC6–PC0, PD4–PD1 $I_{Load} = 6.0 \text{ mA}$ PC7 | V_{OL} | — | — | 0.3 | V |
| Supply current ⁽³⁾ Run ⁽⁴⁾ Wait ⁽⁵⁾ Stop ⁽⁶⁾ | I_{DD} | — | 1.91 | 6.0 | mA |
| | | — | 0.915 | 2.0 | mA |
| | | — | 2.0 | 20 | μA |

1. $V_{DD} = 3.3 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted.

2. Typical values reflect average measurements at midpoint of voltage range at 25°C.

3. I_{DD} measured with port B pullup devices disabled.

4. Run (operating) I_{DD} measured using external square wave clock source ($f_{OSC} = 4.2 \text{ MHz}$). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. OSC2 capacitance linearly affects run I_{DD} .

5. Wait I_{DD} measured using external square wave clock source ($f_{OSC} = 4.2 \text{ MHz}$). All inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$. All ports configured as inputs. SPI and SCI disabled. If SPI and SCI enabled, add 10% current draw. OSC2 capacitance linearly affects wait I_{DD} .

6. Stop I_{DD} measured with $OSC1 = V_{DD}$. All ports configured as inputs. $V_{IL} = 0.2 \text{ V}$; $V_{IH} = V_{DD} - 0.2 \text{ V}$.

A.5 5.0-Volt High-Speed Control Timing

| Characteristic ⁽¹⁾ | Symbol | Min | Max | Unit |
|---|------------------|---------|------------|------|
| Oscillator frequency Crystal oscillator External clock | f_{OSC} | — dc | 8.0 8.0 | MHz |
| Internal operating frequency ($f_{OSC} \div 2$) Crystal oscillator External clock | f_{OP} | — dc | 4.0 4.0 | MHz |
| Cycle time | t_{CYC} | 250 | — | ns |
| Input capture pulse width | t_{TH}, t_{TL} | 65 | — | ns |
| Interrupt pulse width low (edge-triggered) | t_{LIH} | 65 | — | ns |
| OSC1 pulse width | t_{OH}, t_{OL} | 45 | — | ns |

1. $V_{DD} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted.

A.6 3.3-Volt High-Speed Control Timing

| Characteristic ⁽¹⁾ | Symbol | Min | Max | Unit |
|---|------------------|---------|------------|------|
| Oscillator frequency Crystal oscillator External clock | f_{OSC} | — dc | 4.0 4.0 | MHz |
| Internal operating frequency ($f_{OSC} \div 2$) Crystal oscillator External clock | f_{OP} | — dc | 2.0 2.0 | MHz |
| Cycle time | t_{CYC} | 476 | — | ns |
| Input capture pulse width | t_{TH}, t_{TL} | 125 | — | ns |
| Interrupt pulse width low (edge-triggered) | t_{LIH} | 125 | — | ns |
| OSC1 pulse width | t_{OH}, t_{OL} | 90 | — | ns |

1. $V_{DD} = 3.3\text{ V} \pm 10\%$; $V_{SS} = 0\text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted.

A.7 5.0-Volt High-Speed SPI Timing

| Diagram Number ⁽¹⁾ | Characteristic ⁽²⁾ | Symbol | Min | Max | Unit |
|-------------------------------|---|----------------------------------|----------------------------|------------|--------------------|
| | Operating frequency Master Slave | $f_{OP(S)}$ $f_{OP(S)}$ | dc dc | 0.5 4.0 | f_{OP} MHz |
| 1 | Cycle time Master Slave | $t_{CYC(M)}$ $t_{CYC(S)}$ | 2.0 250 | — — | t_{CYC} ns |
| 2 | Enable lead time Master Slave | $t_{Lead(M)}$ $t_{Lead(S)}$ | Note ⁽³⁾ 125 | — — | ns |
| 3 | Enable lag time Master Slave | $t_{Lag(M)}$ $t_{Lag(S)}$ | Note ⁽²⁾ 375 | — — | ns |
| 4 | Clock (SCK) high time Master Slave | $t_{W(SCKH)M}$ $t_{W(SCKH)S}$ | 170 95 | — — | ns |
| 5 | Clock (SCK) low time Master Slave | $t_{W(SCKL)M}$ $t_{W(SCKL)S}$ | 170 95 | — — | ns |
| 6 | Data setup time (inputs) Master Slave | $t_{SU(M)}$ $t_{SU(S)}$ | 50 50 | — — | ns |
| 7 | Data hold time (inputs) Master Slave | $t_{H(M)}$ $t_{H(S)}$ | 50 50 | — — | ns |
| 8 | Access time ⁽⁴⁾ Slave | t_A | 0 | 60 | ns |
| 9 | Disable time ⁽⁵⁾ Slave | t_{DIS} | — | 120 | ns |
| 10 | Data valid time Master (before capture edge) Slave (after enable edge) ⁽⁶⁾ | $t_{V(M)}$ $t_{V(S)}$ | 0.25 — | — 120 | $t_{CYC(M)}$ ns |

Continued

| Diagram Number ⁽¹⁾ | Characteristic ⁽²⁾ | Symbol | Min | Max | Unit |
|-------------------------------|---|----------------------------|-----------|-----------|--------------------|
| 11 | Data hold time (outputs) Master (after capture edge) Slave (after enable edge) | $t_{HO(M)}$ $t_{HO(S)}$ | 0.25 0 | — — | $t_{CYC(M)}$ ns |
| 12 | Rise time ⁽⁷⁾ SPI outputs (SCK, MOSI, MISO) SPI inputs (SCK, MOSI, MISO, SS) | t_{RM} t_{RS} | — — | 50 2.0 | ns μ s |
| 13 | Fall time ⁽⁸⁾ SPI outputs (SCK, MOSI, MISO) SPI inputs (SCK, MOSI, MISO, SS) | t_{FM} t_{FS} | — — | 50 2.0 | ns μ s |

1. Diagram numbers refer to dimensions in [Figure 13-8. SPI Master Timing](#) and [Figure 13-9. SPI Slave Timing](#).

2. $V_{DD} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted.

3. Signal production depends on software.

4. Time to data active from high-impedance state

5. Hold time to high-impedance state

6. With 200 pF on all SPI pins.

7. 20% of V_{DD} to 70% of V_{DD} ; $C_L = 200\text{ pF}$

8. 70% of V_{DD} to 20% of V_{DD} ; $C_L = 200\text{ pF}$

A.8 3.3-Volt High-Speed SPI Timing

| Diagram Number ⁽¹⁾ | Characteristic ⁽²⁾ | Symbol | Min | Max | Unit |
|-------------------------------|---|----------------------------------|----------------------------|------------|--------------------|
| | Operating frequency Master Slave | $f_{OP(S)}$ $f_{OP(S)}$ | dc dc | 0.5 2.1 | f_{OP} MHz |
| 1 | Cycle time Master Slave | $t_{CYC(M)}$ $t_{CYC(S)}$ | 2.0 480 | — — | t_{CYC} ns |
| 2 | Enable lead time Master Slave | $t_{Lead(M)}$ $t_{Lead(S)}$ | Note ⁽³⁾ 240 | — — | ns |
| 3 | Enable lag time Master Slave | $t_{Lag(M)}$ $t_{Lag(S)}$ | Note ⁽²⁾ 720 | — — | ns |
| 4 | Clock (SCK) high time Master Slave | $t_{W(SCKH)M}$ $t_{W(SCKH)S}$ | 340 190 | — — | ns |
| 5 | Clock (SCK) low time Master Slave | $t_{W(SCKL)M}$ $t_{W(SCKL)S}$ | 340 190 | — — | ns |
| 6 | Data setup time (inputs) Master Slave | $t_{SU(M)}$ $t_{SU(S)}$ | 100 100 | — — | ns |
| 7 | Data hold time (inputs) Master Slave | $t_{H(M)}$ $t_{H(S)}$ | 100 100 | — — | ns |
| 8 | Access time ⁽⁴⁾ Slave | t_A | 0 | 120 | ns |
| 9 | Disable time ⁽⁵⁾ Slave | t_{DIS} | — | 240 | ns |
| 10 | Data valid time Master (before capture edge) Slave (after enable edge) ⁽⁶⁾ | $t_{V(M)}$ $t_{V(S)}$ | 0.25 — | — 240 | $t_{CYC(M)}$ ns |

Continued

| Diagram Number ⁽¹⁾ | Characteristic ⁽²⁾ | Symbol | Min | Max | Unit |
|-------------------------------|---|----------------------------|-----------|------------|--------------------|
| 11 | Data hold time (outputs) Master (after capture edge) Slave (after enable edge) | $t_{HO(M)}$ $t_{HO(S)}$ | 0.25 0 | — — | $t_{CYC(M)}$ ns |
| 12 | Rise time ⁽⁷⁾ SPI outputs (SCK, MOSI, MISO) SPI inputs (SCK, MOSI, MISO, \overline{SS}) | t_{RM} t_{RS} | — — | 100 2.0 | ns μs |
| 13 | Fall time ⁽⁸⁾ SPI outputs (SCK, MOSI, MISO) SPI inputs (SCK, MOSI, MISO, \overline{SS}) | t_{FM} t_{FS} | — — | 100 2.0 | ns μs |

1. Diagram numbers refer to dimensions in [Figure 13-8. SPI Master Timing](#) and [Figure 13-9. SPI Slave Timing](#).

2. $V_{DD} = 3.3\text{ V} \pm 10\%$; $V_{SS} = 0\text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted.

3. Signal production depends on software.

4. Time to data active from high-impedance state

5. Hold time to high-impedance state

6. With 200 pF on all SPI pins

7. 20% of V_{DD} to 70% of V_{DD} ; $C_L = 200\text{ pF}$

8. 70% of V_{DD} to 20% of V_{DD} ; $C_L = 200\text{ pF}$

A.9 Ordering Information

Table A-1 provides ordering information for the MC68HSC705C4A.

Table A-1. MC68HSC705C4A Order Numbers

| Package Type | Temperature Range | Order Number |
|--|-------------------|--|
| 40-pin plastic dual in-line package (PDIP) | -40°C to +85°C | MC68HSC705C4AC ⁽¹⁾ P ⁽²⁾ |
| 44-lead plastic-leaded chip carrier (PLCC) | -40°C to +85°C | MC68HSC705C4ACFN ⁽³⁾ |
| 44-pin quad flat pack (QFP) | -40°C to +85°C | MC68HSC705C4ACFB ⁽⁴⁾ |
| 42-pin shrink dual in-line package (SDIP) | -40°C to +85°C | MC68HSC705C4ACB ⁽⁵⁾ |

1. C = Extended temperature range (-40°C to +85°C)
2. P = Plastic dual in-line package (PDIP)
3. FN = Plastic-leaded chip carrier (PLCC)
4. FB = Quad flat pack (QFP)
5. B = Shrink dual in-line package (SDIP)

Index

A

| | |
|---------------------------------------|-------------------|
| accumulator (A) | 45, 148, 149, 152 |
| addressing modes | 148 |
| arithmetic/logic unit (ALU) | 49 |

B

| | |
|--------------------------|----|
| block diagram | 24 |
| bootloader ROM | 37 |

C

| | |
|---|------------------------------|
| C bit | 154 |
| central processor unit (CPU) | 43 |
| condition code register (CCR) | 48, 154 |
| COP watchdog | |
| in stop mode | 70 |
| in wait mode | 70 |
| reset | 64 |
| timeout formula | 64 |
| CPU | |
| instruction set summary | 158 |
| instruction types | 151 |
| opcode map | 164 |
| programming model | 44 |
| registers | 44 |
| CPU registers | 149, 152, 157 |
| accumulator (A) | 148, 149, 152 |
| condition code register (CCR) | 154 |
| index register (X) | 148, 149, 150, 150, 150, 152 |
| program counter (PC) | 151, 154 |

D

data-retention mode 72

E

electrical specifications 165
 control timing 175
 DC electrical characteristics 170
 power considerations 168

electrical specifications (high-speed part)
 control timing 194, 194
 DC electrical characteristics 192
 ordering information 199
 SPI timing 195

EPROM/OTPROM (PROM) 37, 99
 control registers 112
 EPROM erasing 114
 mask option register 1 (MOR1) 113, 114
 option register (Option) 112
 preprogramming steps 106
 program register (PROG) 105
 programming 100
 MC68HC05PGMR programmer board 100
 programming circuit 102
 programming flowchart 101
 programming routines 104, 104, 107

F

features 22

I

I/O 36, 73
 data direction register A (DDRA) 75
 data direction register B (DDRB) 78
 data direction register C (DDRC) 82
 port A 74
 port A data register (PORTA) 74

| | |
|--|----------------------------------|
| port A I/O logic | 76 |
| port A pin functions | 76 |
| port B | 77 |
| port B data register (PORTB) | 77 |
| port B I/O logic | 79 |
| port B pin functions | 80 |
| port C | 81 |
| port C data register | 81 |
| port C I/O logic | 83 |
| port C pin functions | 83 |
| port D | 84 |
| I/O bits | |
| C bit | 154 |
| I/O register summary | 39 |
| index register (X) | 45, 148, 149, 150, 150, 150, 152 |
| instruction set | |
| addressing modes | 148 |
| instruction set summary | 158 |
| instruction types | 151 |
| opcode map | 164 |
| interrupt processing | 60 |
| flowchart | 62 |
| reset/interrupt vector addresses | 60 |
| stacking order | 61 |
| interrupts | 51 |
| external interrupt (IRQ) | 53 |
| edge- and level-triggering | 55 |
| internal function diagram | 54 |
| timing diagram | 54 |
| interrupt sources | 52 |
| masking | 52 |
| port B interrupts | 55 |
| enabling | 55, 55 |
| port B I/O logic | 57 |
| SCI interrupts | 58 |
| software interrupt | 52 |
| SPI interrupts | 59 |
| timer interrupts | 56 |
| $\overline{\text{IRQ}}$ pin | 32 |

J

junction temperature 168

L

low-power modes 67
 data-retention mode 72
 stop mode
 SCI during stop mode 69
 SPI during stop mode 69
 stop/wait mode function flowchart 68
 wait mode 70
 COP watchdog in wait mode 70

M

mask option registers 23
 MC68HSC705C8A (high-speed part)
 control timing 194
 DC electrical characteristics 192
 ordering information 199
 SPI timing 195
 mechanical specifications 185
 memory
 bootloader ROM 37
 I/O 36
 I/O register summary 39
 memory map 35, 38
 PROM (EPROM/OTPROM) 37
 RAM 36
 memory map 35, 38

O

opcode map 164
 ordering information 189
 order numbers 189
 OSC1 pin 29
 OSC2 pin 29

| | |
|---------------------------------|----|
| oscillator | |
| ceramic resonator | 29 |
| crystal resonator | 29 |
| external clock signal | 29 |

P

| | |
|--|--------------|
| pin assignments | 24 |
| port A | 33, 74 |
| data direction register A (DDRA) | 75 |
| port A data register (PORT A) | 74 |
| port A I/O logic | 76 |
| port A pin functions | 76 |
| port B | 33, 77 |
| data direction register B (DDRB) | 78 |
| port B data register (PORTB) | 77 |
| port B I/O logic | 79 |
| port B pin functions | 80 |
| port C | 33, 81 |
| data direction register C (DDRC) | 82 |
| port C data register | 81 |
| port C I/O logic | 83 |
| port C pin functions | 83 |
| port D | 33, 84 |
| power dissipation | 168, 168 |
| program counter (PC) | 47, 151, 154 |
| programmable options | 23 |
| programming model | 44 |
| PROM (EPROM/OTPROM) | 37 |

R

| | |
|--|----------|
| RAM | 36 |
| registers | |
| I/O register summary | 39 |
| registers (control) | |
| mask option register 1 (MOR1) | 113, 114 |
| option register (Option) | 112 |
| reset and interrupt processing flowchart | 62 |

| | |
|---|----|
| $\overline{\text{RESET}}$ pin | 32 |
| resets | 63 |
| COP watchdog reset | 64 |
| external reset | 64 |
| power-on reset (POR) | 64 |
| reset sources | 63 |
| ROM (bootloader) | 37 |

S

| | |
|---|-----|
| serial communications interface (SCI) | 115 |
| baud rate generator clock prescaling | 130 |
| baud rate register (baud) | 130 |
| baud rate selection | 131 |
| baud rate selection examples | 132 |
| during stop mode | 69 |
| features | 116 |
| SCI control register 1 (SCCR1) | 124 |
| SCI control register 2 (SCCR2) | 125 |
| SCI data format | 116 |
| SCI data register (SCDR) | 123 |
| SCI I/O registers | 123 |
| SCI interrupts | 58 |
| SCI operation | 117 |
| SCI receiver | 121 |
| SCI status register (SCSR) | 128 |
| SCI transmitter | 118 |
| serial peripheral interface (SPI) | 133 |
| during stop mode | 69 |
| features | 134 |
| master/slave connections | 137 |
| multiple-SPI systems | 139 |
| pin functions in master mode | 137 |
| pin functions in slave mode | 138 |
| serial clock polarity and phase | 140 |
| SPI block diagram | 135 |
| SPI clock/data timing | 140 |
| SPI control register (SPCR) | 143 |
| SPI data register (SPDR) | 143 |

| | |
|---|-----|
| SPI error conditions | 141 |
| SPI I/O register summary | 136 |
| SPI I/O registers | 142 |
| SPI interrupts | 142 |
| SPI operation | 136 |
| SPI status register (SPSR) | 145 |
| stack pointer (SP) | 46 |
| stop mode | |
| effect on COP watchdog | 70 |
| SCI during stop mode | 69 |
| SPI during stop mode | 69 |
| stop mode | 67 |
| stop/wait mode function flowchart | 68 |

T

| | |
|---|-----|
| TCAP pin | 32 |
| TCMP pin | 33 |
| thermal resistance | 168 |
| timer | 85 |
| alternate timer registers (ATRH and ATRL) | 94 |
| I/O registers | 90 |
| input capture registers (ICRH and ICRL) | 96 |
| output compare registers | 96 |
| timer block diagram | 86 |
| timer control register (TCR) | 90 |
| timer I/O register summary | 87 |
| timer interrupts | 56 |
| timer operation | 85 |
| timer registers (TRH and TRL) | 93 |
| timer status register (TSR) | 92 |

V

| | |
|-------------------------------|----|
| V _{DD} pin | 29 |
| V _{SS} pin | 29 |

W

| | |
|---|----|
| wait mode | |
| stop/wait mode function flowchart | 68 |

HOW TO REACH US:**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217
1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center,
3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan
81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.;
Silicon Harbour Centre, 2 Dai King Street,
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

<http://www.motorola.com/semiconductors>

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002

MC68HC705C4A/D