INTEGRATED CIRCUITS

DATA SHEET



OM5730 STB5860 (Set-Top Box) STB concept

Preliminary specification File under Integrated Circuits, IC02 1999 Aug 25





OM5730

1 FEATURES 5.1 General Software overview 1.1 SAA7219 features 5.1.2 Application layer 1.1.1 General SAA7219 features 5.1.3 System control layer 1.1.2 MPEG2 systems features 5.1.4 Platform layer 1.1.3 External interface features 5.1.5 I/O device drivers 1.2 SAA7215 family features 5.2 General software resources 1.2.1 General SAA7215 family features 5.2 General software resources 1.2.2 CPU related features 5.4 Platform layer 1.2.2 CPU related features 5.5 Application layer 1.2.2 MPEG2 system features 5.5 Application layer 1.2.3 MPEG2 system features 5.5 Top level menu 1.2.4 MPEG2 system features 5.5 Top level menu 1.2.5 MPEG2 system features 5.5.2 Installation menu 1.2.6 Graphics features 5.5.3 Tuning menu 1.2.5 MPEG2 sudio features 5.5.4 Featur	CONTENTS		5	SOFTWARE DESCRIPTION
2.1 Introduction 6 DEVELOPMENT ENVIRONMENT 2.2 Reference design goal 6.1 Summary of the STB5860 kit 2.3 Benefits 6.1.1 The hardware 2.3.1 Key system benefits 6.1.2 The software 2.3.2 Key IC benefits 6.1.3 Documentation 3 BLOCK DIAGRAMS 6.1.4 Test reports 4 HARDWARE 6.2 How to get started 4.1 IC list 6.3 Hardware interface with the STB5860 4.2 Main board 6.5 Running 'hello world' 4.2.1 SAA7219 7 CONTENTS LIST FOR STB5860 4.2.2 SAA7215 7 CONTENTS LIST FOR STB5860 4.3 Front-end 8 DEFINITIONS 4.4 Front panel 9 LIFE SUPPORT APPLICATIONS 4.4.1 LNB interface 10 PURCHASE OF PHILIPS I ² C COMPONENTS 4.5.3 Memory 4.5.1 Non-Volatile Memory (NVM) 4.5.2 DRAM	1.1 1.1.1 1.1.2 1.1.3 1.2 1.2.1 1.2.2 1.2.3 1.2.4 1.2.5 1.2.6	SAA7219 features General SAA7219 features MPEG2 systems features External interface features SAA7215 family features General SAA7215 family features CPU related features MPEG2 system features MPEG2 video features MPEG2 audio features Graphics features	5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.2 5.3 5.4 5.5 5.5.1 5.5.2 5.5.1 5.5.2 5.5.3	General software resources Application layer System control layer Platform layer I/O device drivers General software resources System control layer Platform layer Application layer Top level menu Installation menu Tuning menu
2.2 Reference design goal 6.1 Summary of the STB5860 kit 2.3 Benefits 6.1.1 The hardware 2.3.1 Key system benefits 6.1.2 The software 2.3.2 Key IC benefits 6.1.3 Documentation 3 BLOCK DIAGRAMS 6.1.4 Test reports 4 HARDWARE 6.2 How to get started 4.1 IC list 6.4 Software interface with the STB5860 4.2 Main board 6.5 Running 'hello world' 4.2.1 SAA7219 7 CONTENTS LIST FOR STB5860 4.2.2 SAA7215 7 CONTENTS LIST FOR STB5860 4.3 Front-end 8 DEFINITIONS 4.4.1 LNB interface 9 LIFE SUPPORT APPLICATIONS 4.4.2 IR 10 PURCHASE OF PHILIPS I²C COMPONENTS 4.4.3 Keys 4.4.4 SCART control SCART ARM 4.5.1 Non-Volatile Memory (NVM) 4.5.2 DRAM 4.5.3 Boot ROM 4.5.4 Flash 4.5.5 </td <td></td> <td></td> <td></td> <td></td>				
4.2.2 SAA7215 4.3 Front-end 4.4 Front panel 4.4.1 LNB interface 4.4.2 IR 4.4.3 Keys 4.4.4 SCART control 4.5 Memory 4.5.1 Non-Volatile Memory (NVM) 4.5.2 DRAM 4.5.3 Boot ROM 4.5.4 Flash 4.5.5 Video and graphics RAM	2.2 2.3 2.3.1 2.3.2 3 4 4.1 4.2	Reference design goal Benefits Key system benefits Key IC benefits BLOCK DIAGRAMS HARDWARE IC list Main board	6.1 6.1.1 6.1.2 6.1.3 6.1.4 6.2 6.3 6.4	Summary of the STB5860 kit The hardware The software Documentation Test reports How to get started Hardware interface with the STB5860 Software interface with the STB5860
4.4 Front panel 4.4.1 LNB interface 4.4.2 IR 4.4.3 Keys 4.4.4 SCART control 4.5 Memory 4.5.1 Non-Volatile Memory (NVM) 4.5.2 DRAM 4.5.3 Boot ROM 4.5.4 Flash 4.5.5 Video and graphics RAM			7	CONTENTS LIST FOR STB5860
4.4.1 LNB interface 4.4.2 IR 4.4.3 Keys 4.4.4 SCART control 4.5 Memory 4.5.1 Non-Volatile Memory (NVM) 4.5.2 DRAM 4.5.3 Boot ROM 4.5.4 Flash 4.5.5 Video and graphics RAM			8	DEFINITIONS
 4.5.1 Non-Volatile Memory (NVM) 4.5.2 DRAM 4.5.3 Boot ROM 4.5.4 Flash 4.5.5 Video and graphics RAM 	4.4.1 4.4.2 4.4.3	LNB interface IR Keys		
	4.5.1 4.5.2 4.5.3 4.5.4 4.5.5	Non-Volatile Memory (NVM) DRAM Boot ROM Flash Video and graphics RAM		

OM5730

1 FEATURES

1.1 SAA7219 features

1.1.1 GENERAL SAA7219 FEATURES

- Internal PR3930 32-bit RISC processor running at 81 MHz
- Comprehensive driver software and development tool support
- A JTAG interface for board test support
- 8-kbyte 8-way set associative instruction cache
- · 4-kbyte 4-way set associative instruction cache.

1.1.2 MPEG2 SYSTEMS FEATURES

- Parsing of Transport Stream (TS), Philips
 Semiconductors hardware and proprietary software data streams; maximum input rate is 108 Mbits/s
- A real time descrambler consisting of 3 modules:
 - A control word bank containing 14 pairs (odd and even) of control words and a default control word
 - The Digital Video Broadcasting (DVB) descrambler core implementing the stream decipher and block decipher algorithms
 - The MULTI2 descrambler algorithm implementing the CBC and OFB mode descrambling functions.
- Hardware section filtering based on 32 different Packet Identifiers (PIDs) with a flexible number of filter conditions (8 or 4-byte condition plus 8 or 4-byte mask) per PID and a total filter capacity of 40 (8-byte condition checks) or up to 80 (4-byte condition checks) filter conditions
- 4 Transport Stream/Packetized Elementary Stream (PES) filters for retrieval of data at TS or PES level for applications such as subtitling, TXT or retrieval of private data
- Flexible Direct Memory Access (DMA) based storage of the 32 section substreams and 4 TS/PES data substreams in the external memory
- System time base management with a double counter mechanism for clock control and discontinuity handling 2 Presentation Time Stamp (PTS)/Decoding Time Stamp (DTS) timers
- A General Purpose/High speed (GP/HS) filter which can serve as alternative input from e.g. IEEE 1394 devices.
 It can also output either scrambled or descrambled TS to IEEE 1394 devices.



1.1.3 EXTERNAL INTERFACE FEATURES

- A 32-bit microcontroller extension bus supporting DRAM, SDRAM flash, (E)PROM and external memory mapped I/O devices. It also supports a synchronous interface to communicate with the integrated MPEG Audio Video Graphics (AVG) decoder SAA7215 family at 40.5 Mbytes/s.
- An IEEE 1284 interface supporting master and slave modes; usable as a general purpose port
- 2 UART (RS232) data ports with DMA capabilities (187.5 kbits/s) including hardware flow control RXD, TXD, RTS and CTS for modem support
- Two dedicated smart card reader interfaces (ISO 7816 compatible) with DMA capabilities
- Two I²C-bus master/slave transceivers supporting the standard (100 kbits/s) and fast (400 kbits/s) I²C-bus modes
- 32 general purpose, bidirectional I/O interface pins, 8 of which may also be used as interrupt inputs
- 2 Pulse Width Modulated (PWM) outputs with 8-bit resolution.

1.2 SAA7215 family features

1.2.1 GENERAL SAA7215 FAMILY FEATURES

- Single or double external synchronous DRAM organized as 1M × 16 or 2 × 1M × 16 interfacing at 81 MHz. Due to efficient memory use in MPEG decoding, more than 1 Mbit is available for graphics in the single SDRAM configuration whereas 17 Mbits are available in the double SDRAM configuration targeted to BSkyB 3.00 and Canal+ 4.0 specifications.
- Dedicated input for compressed audio and video in PES or ES in byte wide or bit serial format; accompanying strobe signals distinguish between audio and video data
- Optimum compatibility with SAA7219 TMIPS controller
- Flexible memory allocation under control of the external Central Processing Unit (CPU) enables optimized partitioning of memory for different tasks
- · Boundary scan testing implemented.

OM5730

1.2.2 CPU RELATED FEATURES

- External SDRAM self test
- Asynchronous interface possible with external microcontroller
- Support of fast DMA transfer
- High speed/low latency interface with second graphics SDRAM
- Byte access to the full SDRAM in the upper 16-Mbit address range
- Fast 16-bit data plus 22-bit address synchronous interface with external controller at up to 40.5 MHz
- Support of Motorola ColdFire and 68xxx interfaces as well as LSI L64108 interface.

1.2.3 MPEG2 SYSTEM FEATURES

- Support for seamless time base change (edition)
- Processing of errors flagged by channel decoding section.

1.2.4 MPEG2 VIDEO FEATURES

- Decoding of MPEG2 video up to main level and main profile
- Output picture format: CCIR-601 4:2:2 interlaced pictures; picture format 720 to 576 at 50 Hz or 720 to 480 at 60 Hz
- Support of constant and variable bit rates up to 15 Mbits/s for the elementary stream
- Digital video input/output interface on 8-bit,
 27 MHz (CbYCrY multiplexed bus), at a CCIR-656 format
- Analog video output interface on both the RGB and Y/C/CVBS formats (internal digital encoder)
- Horizontal and vertical pan and scan allows the extraction of a window from the coded picture
- Flexible horizontal scaling from 0.5 up to 4 allows easy aspect ratio conversion including support for 2.21:1 aspect ratio movies; in case of shrinking an anti-aliasing pre-filter is applied
- Vertical scaling with fixed factors 0.5 and 0.75; factor 0.75 is used for letter-box presentation, 1 or 2; factor 0.5 realizes picture shrink
- Factor 2 can be used for up-conversion of pictures with 288 (240) lines or less

- Horizontal and vertical scaling can be combined to scale pictures to ½ their original size, thus freeing up screen space for graphic applications like Electronic Program Guides (EPGs)
- Non full screen MPEG pictures can be displayed in a box of which position and background colour are adjustable by the external microcontroller; structured background is available as part of the graphic features
- Nominal video input buffer size for MP at ML 27-Mbit
- Decoding and presentation can be independently handled under CPU control
- Various trick modes under control of external microcontroller
- Freeze field/frame on I- or P-frames; restart on I-picture
- · Freeze field on B-frames; restart at any moment
- Scanning and decoding of I- or I- and P-frames in a IBP sequence
- Single-step mode
- · Repeat/skip field for time base correction
- · Repeat/skip frame for display parity integrity.

1.2.5 MPEG2 AUDIO FEATURES

- Decoding of 2 channel, layer I and II MPEG audio; support for mono, stereo, intensity stereo and dual channel mode
- · Constant and variable bit rates up to 448 kbits/s
- Supported audio sampling frequencies: 48, 44.1, 32, 24, 22.05 and 16 kHz
- · Selectable output channel in dual channel mode
- Dynamic range control at output
- Independent channel volume control and programmable inter-channel crosstalk through a baseband audio processing unit
- Muting possibility via (external) controller; automatic muting in case of errors
- Generation of 'beeps' with programmable tone height, duration and amplitude
- Support for up to 8 channels linear Pulse Code Modulated (PCM) elementary audio streams with 8, 16, 20 and 24 bits/sample and bit rates up to 6.144 Mbits/s
- 96 kHz Linear Pulse Code Modulated (LPCM) samples will be mapped to a 48 kHz multi-channel format

OM5730

- Volume control for linear PCM samples in three steps: -6, -12 and -18 dB
- Burst-formatting of AC-3 elementary streams and MPEG-2 multi-channel streams in ES or PES format for interconnection with an external multi-channel decoder via the digital audio output or the IEC 958 output
- Serial multi-channel digital audio output with 16, 18, 20 or 24 bits/sample, compatible either to I²S or Japanese formats; output can be set to high impedance mode via the external controller
- Serial Sony/Philips Digital Interface (SPDIF) (IEC 958) audio output; output can be set to high-impedance mode.

1.2.6 GRAPHICS FEATURES

- Graphics is presented in boxes independent of video format
- Boxes can be up to full screen allowing double buffer display mechanism
- Two independent graphics planes are available for background and/or graphics overlay
- Two independent data paths with RGB 4: 4: 4 and YCbCr 4: 2: 2 formats available with independent mixing
- RGB path transparent to YCbCr format
- Screen arrangement of boxes is determined by display list mechanism which allows for multiple boxes, background loading, fast switching, scrolling, overlapping and fading of regions
- Real-time anti-flickering performed in hardware; programmable hardware available for off-line anti-flickering
- · Hard-edged or soft-edged wiping of regions available
- Support of 2, 4, 8 and 16 bits/pixel in fixed bit maps format or coded in accordance to the DVB variable/run length standard for region based graphics
- Chrominance down-sampling filter switched per region
- Display colours are obtained via Colour Look-Up Tables (CLUT) or directly from bitmap. CLUT output can be YCbCrT at 8-bit for each signal component thus enabling 16M different colours and 6-bit for T which gives 64 mixing levels with video. CLUT output can also be RGBT with same resolutions. Non-linear processing available by means of LUTs.
- Conversion matrices available to allow any format on any different data path (RGB or YCbCr)

- Graphics boxes may overlap vertically even inside one graphics layer due to the use of flexible chained descriptors
- Internal support for fast 3-D block moves in external SDRAM through Data Manipulation Unit (DMU)
- DMU allows format conversion and bit manipulation from a chained list of instructions
- Graphics mechanism can be used for signal generation in the vertical blanking interval; useful for teletext, wide screen signalling, closed caption, etc.
- Support for a single down loadable cursor of 1 K pixel with programmable shape
- Supported shapes are 8 × 128, 16 × 64, 32 × 32, 64 × 16 and 128 × 8 pixels
- Cursor colours obtained via two 16 entry CLUTs with YCbCrT at 6, 4, 4 respectively
- 2 bits and RGBT at 4, 4, 4 respectively 4 bits (or 4, 5, 3, respectively 4 bits); mixing of cursor with video and graphics in 4 levels
- Cursor can be moved freely across the screen without overlapping restrictions.

2 GENERAL DESCRIPTION

2.1 Introduction

5

The Philips Semiconductors Set-Top Box (STB) concept is a Digital Media Broadcast (DMB) platform designed to help developers bring the right product to market at the right time, with a minimum of risk. A complete hardware and software solution for fully-featured digital cable, satellite and terrestrial system; it is based around a powerful, programmable embedded microprocessor core, allowing manufacturers to develop and rapidly evaluate system designs and test application software.

This programmability is the key to maintaining flexibility and reducing risk. Application software can be easily modified to meet changing requirements, so highly featured and differentiated STB designs can be brought quickly to market. It also allows flexible handling of graphics, so manufacturers can implement menus, Electronic Program Guides and the sophisticated graphics-based features expected by today's users.

Sophisticated hardware is supported by a full suite of software, developed in partnership with customers to meet real-world needs and provide the reliability required for consumer electronics products.

1999 Aug 25

OM5730

2.2 Reference design goal

The Philips STB concept STB5860 is a reference design of a complete hardware and software solution intended for the digital satellite receiver set-top box market. This reference design addresses the potential customer base who is targeting the new world of digital media broadcasting. The reference platform for a set-top box combines the key ICs, the SAA7219 transport MPEG source decoder and the SAA7215 family AVG decoder/video encoder and the software to run a set-top box.

As in many cases a platform is a stepping stone from which evolution and specification enhancements can be launched. The first reference design of the platform contains the necessary functions which demonstrate the performance and capabilities of the system. Enhancements in the ICs as well as for SW modules will be released during the lifetime of the platform. The convention which has been used is that backwards compatibility is guaranteed within the platform (STB5000 range).

The main objectives are:

- Firstly providing this complete system, greatly reduces the required investments needed in scarce design resources and helps customers focus on building a position and responding quickly to the market demand
- Secondly, an advantage of the reference design approach is that the system consisting of complex functions realized in silicon and software can be validated in tangible results
- Thirdly, to create a stable platform from which customized solutions can be derived faster.

It is expected that in the coming years the market will grow in all segments, satellite, cable and terrestrial; and that the captive broadcasters gradually open up their system, focusing more on the services rather then the contents of the box. Their service role at the beginning is to create the market by having box content, then it will change towards the real core service activities bringing content and new services to the home.

This changing behaviour of the service providers calls for the semiconductor providers to offer competitive solutions, enabling the future dreams of the service providers. This implies that in order to plan the evolution of the set-top box functionality, one must be positioned and in control of the whole system.

2.3 Benefits

2.3.1 KEY SYSTEM BENEFITS

- STB5860 offers a good compromise between flexibility, performance and integration of functions which leads to a very attractive price/performance offer.
- The SAA7219 performs the descrambling, demultiplexing and control of the STB while the SAA7215 family performs the media processing functions such as MPEG2 audio video and graphics processing. The communication between the two ICs as well as the memory partitioning and management have been designed so that a true unified memory concept can be implemented with no performance degradation.
- Within the STB family of products, HW and SW footprints will be maintained to ensure the maximum possible reuse of resources.
- Philips offering the most comprehensive portfolio of ICs combined with our well known technological capabilities brings the best on a complete system level. This in combination with our local technical support centres gives the customer a fast and secure inroad to the new field of emerging technology.

2.3.2 KEY IC BENEFITS

- SAA7219 incorporates a low cost high performance 32 bits MIPS processor with 4 kbytes instruction cache and 1-kbyte data cache. In addition a 4-kbyte second-level cache, designed for SW optimization but can also be used for 'last minute' CPU intensive software patches is offered to software developers, boosting application performance.
- A flexible hardware/software partitioning and optimization for DVB TS demultiplexing has been designed targeted to Canal+ specification. This partitioning makes parsing of incoming stream in hardware, in order to off-load the processor and makes most of the processing from system memory by the MIPS processor, which leaves to software developers the freedom to allocate the right priority at the application level for MPEG system data handling.
- All required DVB/MPEG2 system services are covered by the SAA7219, such as full DVB descrambling, section filtering with 32 PIDs handled in hardware and more if required in software, TS/PES filter for maximum flexibility in the service handling and edition (time base discontinuity)

1999 Aug 25

Philips Semiconductors Preliminary specification

STB5860 (Set-Top Box) STB concept


OM5730

- In terms of interfaces, the SAA7219 interfaces with basic STB peripherals such as UART, smart card interface, IEEE 1284, but also with the next generation high speed interfaces such as IEEE 1394
- SAA7219 is able to control with a high speed clock (40.5 MHz) DRAMs, flash, EEPROM and is able to control the SAA7215 family as a memory mapped device with a maximum sustained rate of 40.5 Mbytes/s, which enables fast graphic update in the second SDRAM
- SAA7215 family has a scalable memory architecture:
 16 Mbits for low-end and 32 Mbits for mid/high-end applications; furthermore, there is a full decoupling of MPEG processing and graphics/CPU control buses and control, which offers a high bandwidth and low latency for CPU when accessing the graphics memory
- SAA7215 family features 5 independent graphics planes that can address all the known digital TV, video and graphics requirements:
 - Background: where still pictures can be displayed in the background
 - Foreground: where broadcast graphics and the user interface can be displayed
 - Video: where still or moving video is displayed
 - Cursor: implemented in hardware to offer fast responses times.

- Graphics are processed internally in high resolution RGB 4: 4: 4 format which provides the best quality in graphics rendering as well as for mixing with video in 4:2:2 format
- A dedicated DMU (bit block transfer type) offers very fast block move and data manipulation during the transfers; this can be used to perform scaling of graphics, transfers from 4:2:0 to CLUT or RGB formats, or fast block move in MPEG or graphics SDRAMs
- SAA7215 family offers flexible scaling features, including letter box conversion that is now becoming a needed features for broadcasters
- Two independent mixed video/graphics and video-only signal paths are implemented and allow software disabling of the user interface for recording on VCR
- Integrated digital video encoder with Y/C, CVBS and RGB outputs reduce the Bill of Materials (BOM) and also the board space, while still offering the possibility to have access to the YUV digital bus through CCIR 656 interface
- SAA7215 family is ready for future audio features such as AC-3 or high fidelity LPCM audio, such as requested by the world-wide DVD standard, but also for high-end STB in the USA. SAA7215 family processes LPCM audio data and can interface gluelessly with an external multi-channel audio decoder such as the SAA2505, through IEC 958 interface.

OM5730

3 BLOCK DIAGRAMS



Philips Semiconductors

OM5730

4 HARDWARE

4.1 IC list

Table 1 Description of system ICs

HARDWARE	DESCRIPTION		
Channel mod	lule		
SD1288MK2	tuner		
TDA8044	satellite demodulator and decoder		
Front panel b	oard		
87C524	microprocessor		
Main board	Main board		
SAA7219	descrambler; demultiplexer and MIPS core		
SAA7215	audio; video; graphics and digital encoder		
PDI1394L11	link and physical layer of 1394		
PDI1394P11	link and physical layer of 1394		
UDA1320	audio DAC		
TDA8004	smart card interface		

4.2 Main board

4.2.1 SAA7219

The SAA7219 (TMIPS) is a CPU for MPEG2 stream transport; it includes a MIPS R3000 microcontroller core and several peripheral interfaces such as UARTs, I²C-bus units, an IEEE 1394, and an IEEE 1284 (Centronics) interface.

The SAA7219 receives transport streams through a versatile stream input interface capable of handling both byte-parallel and bit-serial streams, in various formats, supporting data streams up to and including 13.5 Mbytes/s (108 Mbits/s). The stream data is first applied to an on-chip descrambler incorporating DVB descrambling algorithms, on the basis of 6 control word pairs stored in on-chip RAM.

Demultiplexing is subsequently applied to the stream, to separate up to 40 individual data streams.

The demultiplexer section includes clock recovery and timebase management.

Program Specific Information (PSI), Service Information (SI), Conditional Access (CA) messages and private data is selected and stored in external memory, for subsequent off-line processing by the internal R3000 microcontroller core.

4.2.2 SAA7215

Table 2 SAA7215 family

TYPE NUMBER	MACROVISION	SECAM
SAA7215HS/C2	no	no
SAA7216HS/C1	yes	no
SAA7221HS/C1	no	yes

The SAA7215 is a MPEG2 source decoder which combines audio decoding and video decoding. Additionally to these basic MPEG functions it also provides means for enhanced graphics, background display and/or on-screen display as well as encoding of output video. Due to an optimized architecture for audio and video decoding, maximum capacity in external memory and processing power from the external CPU is available for graphic support.

4.3 Front-end

The front-end allows reception of channels transmitted by satellite received via a satellite dish in combination with a LNB. The outdoor unit can be controlled with:

- OFF/14 V/18 V pouring for polarisation steering
- 22 kHz tone switching control for band switching
- Digital Satellite Equipment Control (DiSEqC) V1.0.

4.4 Front panel

4.4.1 LNB INTERFACE

Master transmitter DiSEqC control is provided and 14/18 V switching is routed through the digital board to the front-end utility connector. The possibility to disable the DiSEqC on the front panel, allows for the next generation QPSK front-end which will have DiSEqC control.

4.4.2 IR

The on-board microcontroller decodes the IR commands in RC5/6 format and relays via the serial link to the SAA7219.

4.4.3 KEYS

STANDBY, UP, DOWN, LEFT, RIGHT, OK and MENU

4.4.4 SCART CONTROL

Pin 8 control as per the SCART specification for 16×9 and 4×3 .

OM5730

Pin 16 control as per SCART specification for RGB fast blanking (in this case used to switch between RGB and composite).

4.5 Memory

4.5.1 Non-Volatile Memory (NVM)

A 32-kbyte NVM is implemented with an EEPROM connected to the I^2 C-bus to allow for channel data storage, etc.

4.5.2 DRAM

2 Mbytes (1M \times 16); 60 ns fast or hyper-page mode.

4.5.3 BOOT ROM

256 kbytes (256 kbytes \times 8) to allow for ROM boot up and also to provide ROM emulation.

4.5.4 FLASH

2 Mbytes $[2 \times (512K \times 16)]$; this can be is upgraded to 4 Mbytes $[2 \times (1M \times 16)]$.

Two flash banks are needed to allow code to be run from one bank while writing to the other.

4.5.5 VIDEO AND GRAPHICS RAM

4 Mbytes SDRAM [$2 \times (1M \times 16)$] at 81 MHz.

4.5.6 MEMORY OPTIONS

Surface mount links can select memory configuration.

Remark: the boot CS is selectable between boot ROM and flash.

4.6 Connectors

Table 3 The main board connectors

CONNECTOR	DESCRIPTION
Optical SPDIF	a SPDIF signal from the SAA7215 is brought out via an optical output connector
SPDIF	to allow connection of the Philips SAA2505 AC3/MPEG7.1 surround sound
SCART	1 standard SCART, audio/video output signals only
3 phonos (RCAs)	CVBS, right audio and left audio
SVHS	the Y/C output from the SAA7215 is brought out to a standard SVHS connector
CCIR 656 connector	a connector to the CCIR 656 YUV output from the SAA7215
JTAG	a standard JTAG connector for boundary scan testing
DEBUG socket	two 64 pins DIN connectors form the debug socket allowing connection to a ROM emulator via a debug interface board (not included)
RS232	an additional RS232-C (±12 V) interface to provide a board connector for debug use; one half of a suitable RS232 driver chip will be used for signal level conversion
IEEE 1394	the Philips PDI1394L11 and PDI1394P11 is implemented to provide half-duplex 1394 access from the SAA7219; under isolation mode the power for the physical IC will be taken from the bus via the switching regulator; the option between isolated and non-isolated is selectable via option links; two 1394 connectors are available on the back panel
IEEE 1294	subject to Electro-Static Discharge (ESD), standard logic are implemented as buffers to provide 1284 to a 25-way D-type female connector on the back panel

Philips Semiconductors Preliminary specification

STB5860 (Set-Top Box) STB concept

OM5730

5 SOFTWARE DESCRIPTION

5.1 Software overview

5.1.1 GENERAL SOFTWARE RESOURCES

- · Real-time kernel
- · Board support package
- · Operating system abstraction package.

5.1.2 APPLICATION LAYER

Feature demonstration application.

5.1.3 SYSTEM CONTROL LAYER

- Graphics library
- PSI processing
- · Front panel communications
- IEEE 1394
- Satellite front-end component
- · Teletext processing component.

5.1.4 PLATFORM LAYER

- MPEG System Processor (MSP)
- · Audio/video/graphics device driver
- · Front panel device driver
- · Flash memory device driver
- · Non-Volatile Memory device driver
- Debug UART device driver
- IEEE 1394 device driver
- · Smart card device driver
- IEEE 1284 device driver
- · LNB device driver
- · Satellite tuner device driver
- TDA8044A device driver.

5.1.5 I/O DEVICE DRIVERS

- Parallel I/O device driver
- I²C-bus device driver
- UART device driver.

5.2 General software resources

This layer is used by all the layers. Typical parts are real-time operating system functionality, C-library and debug components.

5.3 System control layer

Part of the system control layer provides functionalities which are a compound of device driver functionality.

Examples of the system control layer components are teletext, which uses the TS/PES package an part of MSP device driver and the AVG device driver. Also the front-end satellite component is a functional layer component, it uses the LNB device driver, the satellite tuner device driver and the TDA8044A device driver.

5.4 Platform layer

The platform layers consists of set of platform drivers each controlling a set-top box functionality that is implemented in hardware. Examples of a set-top box functionality are video decoding, audio decoding and section filtering. It is possible that more than one platform driver can control a physical hardware component (IC) if this component provides a set of set-top box functions.

The interface of a platform driver consists of generic set of functions. It is the intention not to directly specify hardware interface functions but MPEG/DVB related functions. In this way future generations of controlled hardware use the same subset of interface functions. Some platform drivers do not directly interface with the hardware but use an I/O platform driver. Platform drivers are not allowed to communicate with each other. If communicating is required between platform drivers it is under control of a component located in the functional layer.

The I/O platform drivers provide the functions when a device driver does not directly have access to the hardware. Examples of I/O device drivers are an I²C-bus device driver and an UART device driver.

OM5730

5.5 Application layer

This layer has been limited only to demonstrate the possibilities that can be implemented at the application layer.

5.5.1 TOP LEVEL MENU

Main menu options:

- Installation menu
- Tuning menu
- · Feature demonstration menu.

5.5.2 INSTALLATION MENU

The installation menu is used to select the board configuration options. The selected options are stored to NVM.

Table 4 Board configuration options

ITEM	CONFIGURATION OPTION	
LNB setup	on/off DiSeqC LNB and single or dual band; note 1	
Video standard	PAL or NTSC; default PAL	
SCART	pin 16 control (RGB or composite video signalled)	
Display	allows selection of 16 : 9 or 4 : 3 TV screen	

Note

 With non-DiSEqC LNBs the control is simply by 14/18 V switching for polarity and in the case of a dual band the use of 22 kHz signal (no modulation) selecting the high band. With DiSEqC LNBs the control is by sending DiSEqC commands via modulation in the 22 kHz signal, (this means DiSEqC level 1).

5.5.3 TUNING MENU

5.5.3.1 Transponder setup

The transponder can be setup automatically or manually.

Selecting the automatic option gives the user the possibility to sweep the band over a particular frequency range at all symbol rates. All transponders found will be logged and stored to NVM. The sweep can be started by pressing the start button via the user controls.

Selecting the automatic network option will give the user the possibility to sweep the band over a particular frequency range at a user defined symbol rate. The Network Information Table (NIT) from the first transponder found will be read and the services known in this NIT table will be logged and stored to NVM.

Table 5 Program setup

ITEM	OPERATION
Source	The source of the transport stream can be selected between tuner and stream server. In tuner mode the ability to change the selected transponder is available.
Listing	Shows the current transport stream and the possible audio PIDS for the selected service. The service can be selected and the audio PID chosen.

Selecting the manual option provides the user with the ability to enter additional transponder data or to adjust transponders found with an auto setup. To add a transponder the correct frequency, symbol rate, polarisation and Forward Error Correction (FEC) rate are required.

OM5730

5.5.4 FEATURE DEMONSTRATION MENU

Table 6 Screens highlighting the main features of the Philips SAA7219/SAA7215 chip-set

SCREEN	FEATURE	
Audio		
Audio routing and dual channel	audio routing options: mono, stereo, LL and RR; dual channel options: channels 1 and 2, both (1-L and 2-R)	
Mute	sound muted	
Balance	control via a text box for left/right balance	
Веер	control of the volume, frequency and duration; the beep can then be heard	
LPCM demonstration	Show the possibility of decoding Linear Pulse Code Modulated (LPCM) audio samples. This besides the decoding of normal MPEG audio although both cannot be not done at the same time. This feature is for example used to play uploaded audio samples.	
	A command is given when the audio and video decoding is running. This command will start the demonstration. The function itself will play about 1 second of LPCM audio and will continue with normal MPEG audio and video decoding afterwards.	
IEEE 1394		
IEEE 1394 disable	I/O of IEEE 1394 traffic can be disabled; IEEE 1394 will carry on relaying any IEEE 1394 between the two IEEE 1394 ports; also choose between input/output of data into systems	
Smart card		
Smart card	a service scrambled using the default keyword will be descrambled upon insertion of a smart card which contains authorization to use the default keyword	
PC download		
PC download	When selected, the MPEG board will wait for the download of a BMP picture, via the IEEE 1284 port. Upon completion of the download the picture will be displayed, the progress of the download is also displayed.	
MIPS performance		
MIPS performance	this will show the MIPS performance in drystones under the current setup	
Block copy	To show a fast block copy, a bit map picture is copied across the screen. This function is also supported in HW but handling this in SW makes the function more flexible. The actual copying is executed in the SAA7215 HW by the DMU. SW however has to upload the picture, initialize and start the DMU with correct parameters. The cost however compared to the HW tiling is processor and memory use.	
Graphics		
Text and drawings	a combination of different fonts and line drawings to demonstrate colour depth and resolution capabilities	
Fast transfer	fast transfer feature; via IEEE 1284	
Planes demo	demonstration of the different graphics layers, by displaying quarter screen video over a MPEG I frame background with superimposed text and cursor	
Fade	combination of video and graphic layers showing fading in and out of the graphics layer	
Tiling	one smaller picture is displayed multiple times in a user selectable rectangle	
Hard-edge wiping	two pictures in one plane, overlapping each other where the user can move and select the pictures	
Soft-edge wiping	two user selectable and movable pictures in two planes, with transparency in the pictures	

OM5730

SCREEN	FEATURE
Anti-flickering	The anti-flickering demonstration highlights the functions available in the SAA7215 to reduce the line flickering in graphics regions. During this demonstration, 2 graphics regions are displayed. One with anti-flickering and one without. The contents of the bit map in the regions is one that shows flickering without anti-flicker measures active. Video and audio decoding are still active and visible during the demonstration.
Grab frame store to OSD and scale 1/4 continuously location	A picture of the running video is grabbed and displayed $\frac{1}{4}$ of its original size as a 16-bit, bit map on a graphics plane. The picture data of an I or P picture is copied from a frame store to SDRAM2 memory. During the copy the format of the data is converted from $4:2:0$ format to $4:2:2$ and converted into the graphics memory bit map format. Then the picture is displayed on the screen.
	The demonstration runs continuously. It displays the running video while a graphics region ½th of the screen size is in the top left corner. This graphics region is showing the I and P pictures of the running video.
Scale ½ of 16 bits/pixel graphics location	This demonstration shows a 16 bits/pixel bit map in an OSD region on the screen. This picture will be scaled to a factor $\frac{1}{4}$ and $\frac{1}{9}$ of the original size and displayed on the screen, after the original is removed. The scaling is done by using a software routine that executes a DMU program. During the demonstration, audio and video is playing.
Menu	during all the demonstrations, graphics regions with menu bars and buttons are visible for control of the demonstration
Scaling	
Cut-out	Display of 16: 9 video on a 4: 3 display by cutting out 4: 3 centres and panning/scanning. This demonstration shows the pan/scan control via the left/right cursor keys. This function would usually be under control from data in the transport stream.
Letter-box	display of 16: 9 video on a 4: 3 display using letter-boxing
Continuous horizontal, vertical steps	allows a window to be selected using the cursor; the video will then be resized to fit the selected window
Video control	
Video control	scan, freeze, play and stop
Teletext	
Teletext	switch on and off of the VBI insertion by using a graphics region in VBI lines
Debug	
Event logging	user enabled event logging provided via the RS232 debug socket

OM5730

6 DEVELOPMENT ENVIRONMENT

This chapter describes how to develop your own STB5860 application, what environment you need and what hardware and software interface the system provides. It details what is needed to start developing your application and in addition will tell you what you will receive with the system that gets you on your way and shorten development time and reduce the costs involved.

6.1 Summary of the STB5860 kit

When you receive the STB5860 development system it will offer you a complete set-top box system along with the necessary documentation for development. This will give you a 'plug and play' solution to test and develop a system based on this platform.

6.1.1 THE HARDWARE

This consists of a satellite front-end board, a front panel with the display and IR-receiver, a main board, smart card unit, the remote control and all cables needed to make the necessary connections. On the main board you will find a programmed EPROM and flash memory.

6.1.2 THE SOFTWARE

You will receive not only the binary executable, but also all source codes in C, header files and documentation files. The software will include the complete Application Programmers Interface (API) for all components on the board, except for IEEE 1394, which will be a subset of the standard. This API will offer a developers logical services like audio, video, graphics, descrambling, etc. Together with this you will get the Feature Demonstration Application (FDS). This is an application that will show you the key features of the system.

6.1.3 DOCUMENTATION

Here you will find the user manual and programmers reference for all major parts of the system like the SAA7215 (AVG decoder chip), the SAA7219 CPU MPEG2 stream transporter and the satellite front-end module (OM5718).

6.1.4 TEST REPORTS

These are included to prove the system maturity. You will see the reports of the API tests and the reports concerning the extensive in-system test. The latter is done to prove the chip-set in a complete system environment, a customer like set-up, customer use based on our experience with previous end-customers.

6.2 How to get started

The first day you receive the system you can hook up a satellite dish or transport stream (DiSeqC or not), a TV, connect power to the system and it will start with the FDS program. This demo gives you a menu driven interface to the system. You can test and experiment with all main features of the system. See how fast the on-screen display functions, try out the IEEE 1394 interface to a similar board, look at window tests, try out teletext, etc. This will give you an understanding of the system and its possibilities.

6.3 Hardware interface with the STB5860

Besides the dish and the TV (SCART, SVHS and CCIR 656 YUV) there is an interface to IEEE 1394, SPDIF (multi-channel audio decoder), to a PC via RS232 and IEEE 1284 (Centronics), a debug socket (ROM emulator and I/O), JTAG connector (boundary scan testing), smart card unit and a remote control.

To use a ROM emulator there are two I/O connectors on the main printed-circuit board where an extension board will fit on the debug connector. This extension gives you access to two footprints for 1-Mbyte ROMs.

6.4 Software interface with the STB5860

In the following way you can interface to the system to develop and debug your own application. Connect a PC (or other development system) with a ROM emulator to extension board on the debug connector, compile the supplied source code and load the executable in the ROM emulator. Connect the RS232 debug port to the PC and run a terminal program, this will give you a debug screen.

If you don't have a ROM emulator you can use the parallel port (IEEE 1284) of the set-top box. There is a loader program embedded in the EPROM of the system which allows development without ROM emulator.

The maximum possible memory configuration is as follows. A boot ROM (256 kbytes) with the loader program, 2 Mbytes fast DRAM as scratch memory, 32 kbytes NVM for channel data storage, 4 Mbytes flash memory to store the program and 4 Mbytes SDRAM video memory. The boot chip select can be switched between boot ROM and flash memory. Of course a smaller configuration is possible, just leave the memory footprints open.

6.5 Running 'hello world'

We have supplied a small program which is called 'hello world' to help you start developing your own software.

OM5730

How can we get the supplied 'hello world' application running if we work with a PC and a ROM emulator?

Connect the emulator to the STB5860 board via the extension board. Then connect the PC RS232 port to the STB5860 RS232 port. The program is running pSOS as the read-time software. You need the pSOS libraries to build the software. Compile the platform layer (drivers), the board support package and the 'hello world' program. Load the executable in the ROM emulator and start the program. You will see the 'hello world' text on the debug window. You are now ready to start writing your own application, with help from the programmers reference documentation and user guide.

OM5730

7 CONTENTS LIST FOR STB5860

Table 7 Delivery list for the STB5860 system

ITEM	DESCRIPTION
Hardware	front panel
	OM5718
	STB5860 main board
Software	front panel driver
	satellite software driver
	SAA7219 driver
	SAA7215 driver
	TXT driver
	feature demonstration application
Documentation	objective system specification long
	SAA7219 IC specification
	SAA7219 driver software programmer's reference
	SAA7219 user manual
	SAA7215 IC specification without registers medium
	SAA7215 driver software programmer's reference
	SAA7215 user manual
	TDA8044 specification
	87C524 specification
	PDI1394L11 specification
	PDI1394P11 specification
	UDA1320 specification
	TDA8004 specification
	TDA8060 specification
	TSA5512 specification
	hardware definition document of main board
	STB5860 system validation report
	user guide of feature demonstration application
	schematics OM5730, front panel
	gerber files
	check list
Cables	RS232 cable and 1394 cable
	SCART and power cable

OM5730

8 DEFINITIONS

Data sheet status		
This data sheet contains target or goal specifications for product development.		
This data sheet contains preliminary data; supplementary data may be published later.		
This data sheet contains final product specifications.		

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

9 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

10 PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213. Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,

Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex.

Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,

Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,

Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501. Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),

Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,

Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,

Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil

Tel. +55 11 821 2333. Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA,

Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.

209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,

ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 62 5344, Fax.+381 11 63 5777

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825 Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1999

SCA67

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545004/25/01/pp20

Date of release: 1999 Aug 25

Document order number: 9397 750 05377

Let's make things better.

Philips Semiconductors



