

Blackfin[®] Embedded Symmetric Multiprocessor

ADSP-BF561

FEATURES

Dual symmetric 600 MHz high performance Blackfin cores 328K bytes of on-chip memory

(see Memory Architecture on Page 4)

Each Blackfin core includes:

Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs, 40-bit shifter

RISC-like register and instruction model for ease of programming and compiler-friendly support

Advanced debug, trace, and performance monitoring

0.8 V to 1.35 V core $V_{\mbox{\tiny DD}}$ with on-chip voltage regulator

2.5 V and 3.3 V compliant I/O

256-ball CSP_BGA (two sizes) and 297-ball PBGA package options

PERIPHERALS

Dual 12-channel DMA controllers (supporting 24 peripheral DMAs) Four memory-to-memory DMAs Two internal memory-to-memory DMAs and one internal memory DMA controller

12 general-purpose 32-bit timers/counters with PWM capability

SPI-compatible port

UART with support for IrDA®

Dual watchdog timers

Dual 32-bit core timers

48 programmable flags (GPIO)

On-chip phase-locked loop capable of 0.5× to 64× frequency multiplication

Two parallel input/output peripheral interface units supporting ITU-R 656 video and glueless interface to analog front end ADCs

Two dual channel, full duplex synchronous serial ports supporting eight stereo I²S channels




Figure 1. Functional Block Diagram

Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781.329.4700 www.analog.com

Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

General Description
Portable Low Power Architecture
Blackfin Processor Core
Memory Architecture
DMA Controllers
Watchdog Timer
Timers
Serial Ports (SPORTs)
Serial Peripheral Interface (SPI) Port
UART Port
Programmable Flags (PFx)
Parallel Peripheral Interface
Dynamic Power Management
Voltage Regulation
Voltage Regulator Layout Guidelines
Clock Signals
Booting Modes
Instruction Set Description
Development Tools
Designing an Emulator-Compatible Processor Board 16
Related Documents
Pin Descriptions
Specifications
Operating Conditions
Electrical Characteristics
Absolute Maximum Ratings
Package Information
ESD Sensitivity
Timing Specifications
Clock and Reset Timing
Asynchronous Memory Read Cycle Timing 24
Asynchronous Memory Write Cycle Timing 25
SDRAM Interface Timing
External Port Bus Request and Grant Cycle Timing 27
Parallel Peripheral Interface Timing
Serial Ports
Serial Peripheral Interface (SPI) Port— Master Timing
Serial Peripheral Interface (SPI) Port— Slave Timing
Universal Asynchronous Receiver Transmitter (UART)
Port—Receive and Transmit Timing

Programmable Flags Cycle Timing
Timer Cycle Timing
JTAG Test and Emulation Port Timing 40
Output Drive Currents
Power Dissipation
Test Conditions
Environmental Conditions
256-Ball CSP_BGA Ball Assignment
256-Ball CSP_BGA Ball Assignment
297-Ball PBGA ball assignment
Outline Dimensions
Ordering Guide
REVISION HISTORY
4/07—Changes from Rev. A to Rev. B
Added Text to Serial Ports (SPORTs)
Changed Font in Formula in Power Savings12
Complete Rewrite of Operating Conditions
Complete Rewrite of Electrical Characteristics20
Edit to Figure Asynchronous Memory Read Cycle Timing .24
Edit to Figure Asynchronous Memory Write Cycle Timing 25
Deleted References to Temperature in Figures in Output Drive Currents
Moved Data to Operating Conditions and Rewrote Power Dissipation
Deleted References to Temperature in Figures in Test Conditions
Added figures for 256-Ball CSP_BGA Ball Configuration (To View)
Added figure 256-Ball Chip Scale Package Ball Grid Array (CSP_BGA) (BC-256-4)
Added Models to Ordering Guide
5/06—Changes from Rev. 0 to Rev. A
1/05—Initial version

GENERAL DESCRIPTION

The ADSP-BF561 processor is a high performance member of the Blackfin family of products targeting a variety of multimedia, industrial, and telecommunications applications. At the heart of this device are two independent Analog Devices Blackfin processors. These Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantage of a clean, orthogonal RISC-like microprocessor instruction set, and single instruction, multiple data (SIMD) multimedia capabilities in a single instruction set architecture.

The ADSP-BF561 processor has 328K bytes of on-chip memory. Each Blackfin core includes:

- · 16K bytes of instruction SRAM/cache
- · 16K bytes of instruction SRAM
- · 32K bytes of data SRAM/cache
- · 32K bytes of data SRAM
- · 4K bytes of scratchpad SRAM

Additional on-chip memory peripherals include:

- 128K bytes of low latency on-chip L2 SRAM
- · Four-channel internal memory DMA controller
- External memory controller with glueless support for SDRAM, mobile SDRAM, SRAM, and flash.

PORTABLE LOW POWER ARCHITECTURE

Blackfin processors provide world-class power management and performance. Blackfin processors are designed in a low power and low voltage design methodology and feature dynamic power management, the ability to vary both the voltage and frequency of operation to significantly lower overall power consumption. Varying the voltage and frequency can result in a substantial reduction in power consumption, compared with just varying the frequency of operation. This translates into longer battery life for portable appliances.

BLACKFIN PROCESSOR CORE

As shown in Figure 2, each Blackfin core contains two multiplier/accumulators (MACs), two 40-bit ALUs, four video ALUs, and a single shifter. The computational units process 8-bit, 16-bit, or 32-bit data from the register file.

Each MAC performs a 16-bit by 16-bit multiply in every cycle, with accumulation to a 40-bit result, providing eight bits of extended precision. The ALUs perform a standard set of arithmetic and logical operations. With two ALUs capable of operating on 16-bit or 32-bit data, the flexibility of the computation units covers the signal processing requirements of a varied set of application needs.

Each of the two 32-bit input registers can be regarded as two 16-bit halves, so each ALU can accomplish very flexible single 16-bit arithmetic operations. By viewing the registers as pairs of 16-bit operands, dual 16-bit or single 32-bit operations can be accomplished in a single cycle. By further taking advantage of the second ALU, quad 16-bit operations can be accomplished simply, accelerating the per cycle throughput.

The powerful 40-bit shifter has extensive capabilities for performing shifting, rotating, normalization, extraction, and depositing of data. The data for the computational units is found in a multiported register file of sixteen 16-bit entries or eight 32-bit entries.

A powerful program sequencer controls the flow of instruction execution, including instruction alignment and decoding. The sequencer supports conditional jumps and subroutine calls, as well as zero overhead looping. A loop buffer stores instructions locally, eliminating instruction memory accesses for tight looped code.

Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches from memory. The DAGs share a register file containing four sets of 32-bit Index, Modify, Length, and Base registers. Eight additional 32-bit registers provide pointers for general indexing of variables and stack locations.

Blackfin processors support a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. Level 2 (L2) memories are other memories, on-chip or off-chip, that may take multiple processor cycles to access. At the L1 level, the instruction memory holds instructions only. The two data memories hold data, and a dedicated scratchpad data memory stores stack and local variable information. At the L2 level, there is a single unified memory space, holding both instructions and data.

In addition, half of L1 instruction memory and half of L1 data memory may be configured as either Static RAMs (SRAMs) or caches. The Memory Management Unit (MMU) provides memory protection for individual tasks that may be operating on the core and may protect system registers from unintended access.

The architecture provides three modes of operation: user mode, supervisor mode, and emulation mode. User mode has restricted access to certain system resources, thus providing a protected software environment, while supervisor mode has unrestricted access to the system and core resources.

The Blackfin instruction set has been optimized so that 16-bit op-codes represent the most frequently used instructions, resulting in excellent compiled code density. Complex DSP instructions are encoded into 32-bit op-codes, representing fully featured multifunction instructions. Blackfin processors support a limited multi-issue capability, where a 32-bit instruction can be issued in parallel with two 16-bit instructions, allowing the programmer to use many of the core resources in a single instruction cycle.

The Blackfin assembly language uses an algebraic syntax for ease of coding and readability. The architecture has been optimized for use in conjunction with the VisualDSP C/C++ compiler, resulting in fast and efficient software implementations.




Figure 2. Blackfin Processor Core

MEMORY ARCHITECTURE

The ADSP-BF561 views memory as a single unified 4G byte address space, using 32-bit addresses. All resources including internal memory, external memory, and I/O control registers occupy separate sections of this common address space. The memory portions of this address space are arranged in a hierarchical structure to provide a good cost/performance balance of some very fast, low latency memory as cache or SRAM very close to the processor, and larger, lower cost and performance memory systems farther away from the processor. The ADSP-BF561 memory map is shown in Figure 3.

The L1 memory system in each core is the highest performance memory available to each Blackfin core. The L2 memory provides additional capacity with lower performance. Lastly, the off-chip memory system, accessed through the External Bus Interface Unit (EBIU), provides expansion with SDRAM, flash memory, and SRAM, optionally accessing more than 768M bytes of physical memory. The memory DMA controllers provide high bandwidth data movement capability. They can perform block transfers of code or data between the internal L1/L2 memories and the external memory spaces.

Internal (On-Chip) Memory

The ADSP-BF561 has four blocks of on-chip memory providing high bandwidth access to the core.

The first is the L1 instruction memory of each Blackfin core consisting of 16K bytes of four-way set-associative cache memory and 16K bytes of SRAM. The cache memory may also be configured as an SRAM. This memory is accessed at full processor speed. When configured as SRAM, each of the two 16K banks of memory is broken into 4K sub-banks which can be independently accessed by the processor and DMA.

The second on-chip memory block is the L1 data memory of each Blackfin core which consists of four banks of 16K bytes each. Two of the L1 data memory banks can be configured as one way of a two-way set-associative cache or as an SRAM. The other two banks are configured as SRAM. All banks are accessed at full processor speed. When configured as SRAM, each of the four 16K banks of memory is broken into 4K sub-banks which can be independently accessed by the processor and DMA.

The third memory block associated with each core is a 4K byte scratchpad SRAM which runs at the same speed as the L1 memories, but is only accessible as data SRAM (it cannot be configured as cache memory and is not accessible via DMA).




Figure 3. Memory Map

The fourth on-chip memory system is the L2 SRAM memory array which provides 128K bytes of high speed SRAM operating at one half the frequency of the core, and slightly longer latency than the L1 memory banks. The L2 memory is a unified instruction and data memory and can hold any mixture of code and data required by the system design. The Blackfin cores share a dedicated low latency 64-bit wide data path port into the L2 SRAM memory.

Each Blackfin core processor has its own set of core Memory Mapped Registers (MMRs) but share the same system MMR registers and 128K bytes L2 SRAM memory.

External (Off-Chip) Memory

The ADSP-BF561 external memory is accessed via the External Bus Interface Unit (EBIU). This interface provides a glueless connection to up to four banks of synchronous DRAM

(SDRAM) as well as up to four banks of asynchronous memory devices, including flash, EPROM, ROM, SRAM, and memory mapped I/O devices.

The PC133-compliant SDRAM controller can be programmed to interface to up to four banks of SDRAM, with each bank containing between 16M bytes and 128M bytes providing access to up to 512M bytes of SDRAM. Each bank is independently programmable and is contiguous with adjacent banks regardless of the sizes of the different banks or their placement. This allows flexible configuration and upgradability of system memory while allowing the core to view all SDRAM as a single, contiguous, physical address space.

The asynchronous memory controller can also be programmed to control up to four banks of devices with very flexible timing parameters for a wide variety of devices. Each bank occupies a

64M byte segment regardless of the size of the devices used so that these banks will only be contiguous if fully populated with 64M bytes of memory.

I/O Memory Space

Blackfin processors do not define a separate I/O space. All resources are mapped through the flat 32-bit address space. Onchip I/O devices have their control registers mapped into memory mapped registers (MMRs) at addresses near the top of the 4G byte address space. These are separated into two smaller blocks, one which contains the control MMRs for all core functions, and the other which contains the registers needed for setup and control of the on-chip peripherals outside of the core. The core MMRs are accessible only by the core and only in supervisor mode and appear as reserved space by on-chip peripherals. The system MMRs are accessible by the core in supervisor mode and can be mapped as either visible or reserved to other devices, depending on the system protection model desired.

Booting

The ADSP-BF561 contains a small boot kernel, which configures the appropriate peripheral for booting. If the ADSP-BF561 is configured to boot from boot ROM memory space, the processor starts executing from the on-chip boot ROM.

Event Handling

The event controller on the ADSP-BF561 handles all asynchronous and synchronous events to the processor. The ADSP-BF561 provides event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures that servicing of a higher priority event takes precedence over servicing of a lower priority event. The controller provides support for five different types of events:

- Emulation An emulation event causes the processor to enter emulation mode, allowing command and control of the processor via the JTAG interface.
- Reset This event resets the processor.
- Nonmaskable Interrupt (NMI) The NMI event can be generated by the software watchdog timer or by the NMI input signal to the processor. The NMI event is frequently used as a power-down indicator to initiate an orderly shutdown of the system.
- Exceptions Events that occur synchronously to program flow, i.e., the exception will be taken before the instruction is allowed to complete. Conditions such as data alignment violations or undefined instructions cause exceptions.
- Interrupts Events that occur asynchronously to program flow. They are caused by timers, peripherals, input pins, and an explicit software instruction.

Each event has an associated register to hold the return address and an associated "return from event" instruction. When an event is triggered, the state of the processor is saved on the supervisor stack.

The ADSP-BF561 event controller consists of two stages: the Core Event Controller (CEC) and the System Interrupt Controller (SIC). The Core Event Controller works with the System Interrupt Controller to prioritize and control all system events. Conceptually, interrupts from the peripherals enter into the SIC, and are then routed directly into the general-purpose interrupts of the CEC.

Core Event Controller (CEC)

The CEC supports nine general-purpose interrupts (IVG15–7), in addition to the dedicated interrupt and exception events. Of these general-purpose interrupts, the two lowest priority interrupts (IVG15–14) are recommended to be reserved for software interrupt handlers, leaving seven prioritized interrupt inputs to support the peripherals of the ADSP-BF561. Table 1 describes the inputs to the CEC, identifies their names in the Event Vector Table (EVT), and lists their priorities.

Table 1. Core Event Controller (CEC)

Priority		
(0 is Highest)	Event Class	EVT Entry
0	Emulation/Test Control	EMU
1	Reset	RST
2	Nonmaskable Interrupt	NMI
3	Exceptions	EVX
4	Global Enable	
5	Hardware Error	IVHW
6	Core Timer	IVTMR
7	General Interrupt 7	IVG7
8	General Interrupt 8	IVG8
9	General Interrupt 9	IVG9
10	General Interrupt 10	IVG10
11	General Interrupt 11	IVG11
12	General Interrupt 12	IVG12
13	General Interrupt 13	IVG13
14	General Interrupt 14	IVG14
15	General Interrupt 15	IVG15

System Interrupt Controller (SIC)

The System Interrupt Controller provides the mapping and routing of events from the many peripheral interrupt sources to the prioritized general-purpose interrupt inputs of the CEC. Although the ADSP-BF561 provides a default mapping, the user can alter the mappings and priorities of interrupt events by writing the appropriate values into the Interrupt Assignment Registers (SIC_IAR7-0). Table 2 describes the inputs into the SIC and the default mappings into the CEC.

Table 2. System Interrupt Controller (SIC)

	Default
Peripheral Interrupt Event	Mapping
PLL Wakeup	IVG7
DMA1 Error (Generic)	IVG7
DMA2 Error (Generic)	IVG7
IMDMA Error	IVG7
PPI0 Error	IVG7
PPI1 Error	IVG7
SPORT0 Error	IVG7
SPORT1 Error	IVG7
SPI Error	IVG7
UART Error	IVG7
Reserved	IVG7
DMA1 Channel 0 Interrupt (PPI0)	IVG8
DMA1 Channel 1 Interrupt (PPI1)	IVG8
DMA1 Channel 2 Interrupt	IVG8
DMA1 Channel 3 Interrupt	IVG8
DMA1 Channel 4 Interrupt	IVG8
DMA1 Channel 5 Interrupt	IVG8
DMA1 Channel 6 Interrupt	IVG8
DMA1 Channel 7 Interrupt	IVG8
DMA1 Channel 8 Interrupt	IVG8
DMA1 Channel 9 Interrupt	IVG8
DMA1 Channel 10 Interrupt	IVG8
DMA1 Channel 11 Interrupt	IVG8
DMA2 Channel 0 Interrupt (SPORT0 Rx)	IVG9
DMA2 Channel 1 Interrupt (SPORT0 Tx)	IVG9
DMA2 Channel 2 Interrupt (SPORT1 Rx)	IVG9
DMA2 Channel 3 Interrupt (SPORT1 Tx)	IVG9
DMA2 Channel 4 Interrupt (SPI)	IVG9
DMA2 Channel 5 Interrupt (UART Rx)	IVG9
DMA2 Channel 6 Interrupt (UART Tx)	IVG9
DMA2 Channel 7 Interrupt	IVG9
DMA2 Channel 8 Interrupt	IVG9
DMA2 Channel 9 Interrupt	IVG9
DMA2 Channel 10 Interrupt	IVG9
DMA2 Channel 11 Interrupt	IVG9
Timer0 Interrupt	IVG10
Timer1 Interrupt	IVG10
Timer2 Interrupt	IVG10
Timer3 Interrupt	IVG10
Timer4 Interrupt	IVG10
Timer5 Interrupt	IVG10
Timer6 Interrupt	IVG10
Timer7 Interrupt	IVG10
Timer8 Interrupt	IVG10
Timer9 Interrupt	IVG10

Table 2. System Interrupt Controller (SIC) (Continued)

	Default
Peripheral Interrupt Event	Mapping
Timer10 Interrupt	IVG10
Timer11 Interrupt	IVG10
Programmable Flags 15–0 Interrupt A	IVG11
Programmable Flags 15–0 Interrupt B	IVG11
Programmable Flags 31–16 Interrupt A	IVG11
Programmable Flags 31–16 Interrupt B	IVG11
Programmable Flags 47–32 Interrupt A	IVG11
Programmable Flags 47–32 Interrupt B	IVG11
DMA1 Channel 12/13 Interrupt	IVG8
(Memory DMA/Stream 0)	
DMA1 Channel 14/15 Interrupt	IVG8
(Memory DMA/Stream 1)	
DMA2 Channel 12/13 Interrupt	IVG9
(Memory DMA/Stream 0)	
DMA2 Channel 14/15 Interrupt	IVG9
(Memory DMA/Stream 1)	
IMDMA Stream 0 Interrupt	IVG12
IMDMA Stream 1 Interrupt	IVG12
Watchdog Timer Interrupt	IVG13
Reserved	IVG7
Reserved	IVG7
Supplemental Interrupt 0	IVG7
Supplemental Interrupt 1	IVG7

Event Control

The ADSP-BF561 provides the user with a very flexible mechanism to control the processing of events. In the CEC, three registers are used to coordinate and control events. Each of the registers is 16 bits wide, while each bit represents a particular event class.

- CEC Interrupt Latch Register (ILAT) The ILAT register indicates when events have been latched. The appropriate bit is set when the processor has latched the event and cleared when the event has been accepted into the system. This register is updated automatically by the controller, but may also be written to clear (cancel) latched events. This register may be read while in supervisor mode and may only be written while in supervisor mode when the corresponding IMASK bit is cleared.
- CEC Interrupt Mask Register (IMASK) The IMASK register controls the masking and unmasking of individual events. When a bit is set in the IMASK register, that event is unmasked and will be processed by the CEC when asserted. A cleared bit in the IMASK register masks the event, thereby preventing the processor from servicing the event even though the event may be latched in the ILAT register. This register may be read from or written to while in supervisor mode.

Note that general-purpose interrupts can be globally enabled and disabled with the STI and CLI instructions, respectively.

 CEC Interrupt Pending Register (IPEND) – The IPEND register keeps track of all nested events. A set bit in the IPEND register indicates the event is currently active or nested at some level. This register is updated automatically by the controller but may be read while in supervisor mode.

The SIC allows further control of event processing by providing six 32-bit interrupt control and status registers. Each register contains a bit corresponding to each of the peripheral interrupt events shown in Table 2.

- SIC Interrupt Mask Registers (SIC_IMASKx) These registers control the masking and unmasking of each peripheral interrupt event. When a bit is set in these registers, that peripheral event is unmasked and will be processed by the system when asserted. A cleared bit in these registers masks the peripheral event, thereby preventing the processor from servicing the event.
- SIC Interrupt Status Registers (SIC_ISRx) As multiple peripherals can be mapped to a single event, these registers allow the software to determine which peripheral event source triggered the interrupt. A set bit indicates the peripheral is asserting the interrupt; a cleared bit indicates the peripheral is not asserting the event.
- SIC Interrupt Wakeup Enable Registers (SIC_IWRx) By enabling the corresponding bit in these registers, each peripheral can be configured to wake up the processor, should the processor be in a powered-down mode when the event is generated.

Because multiple interrupt sources can map to a single generalpurpose interrupt, multiple pulse assertions can occur simultaneously, before or during interrupt processing for an interrupt event already detected on this interrupt input. The IPEND register contents are monitored by the SIC as the interrupt acknowledgement.

The appropriate ILAT register bit is set when an interrupt rising edge is detected (detection requires two core clock cycles). The bit is cleared when the respective IPEND register bit is set. The IPEND bit indicates that the event has entered into the processor pipeline. At this point the CEC will recognize and queue the next rising edge event on the corresponding event input. The minimum latency from the rising edge transition of the general-purpose interrupt to the IPEND output asserted is three core clock cycles; however, the latency can be much higher, depending on the activity within and the mode of the processor.

DMA CONTROLLERS

The ADSP-BF561 has two independent DMA controllers that support automated data transfers with minimal overhead for the DSP cores. DMA transfers can occur between the ADSP-BF561 internal memories and any of its DMA-capable peripherals. Additionally, DMA transfers can be accomplished between any of the DMA-capable peripherals and external devices connected to the external memory interfaces, including the SDRAM controller and the asynchronous memory

controller. DMA-capable peripherals include the SPORTs, SPI port, UART, and PPIs. Each individual DMA-capable peripheral has at least one dedicated DMA channel.

The ADSP-BF561 DMA controllers support both 1-dimensional (1-D) and 2-dimensional (2-D) DMA transfers. DMA transfer initialization can be implemented from registers or from sets of parameters called descriptor blocks.

The 2-D DMA capability supports arbitrary row and column sizes up to 64K elements by 64K elements, and arbitrary row and column step sizes up to \pm 32K elements. Furthermore, the column step size can be less than the row step size, allowing implementation of interleaved data streams. This feature is especially useful in video applications where data can be deinterleaved on the fly.

Examples of DMA types supported by the ADSP-BF561 DMA controllers include:

- A single linear buffer that stops upon completion.
- A circular autorefreshing buffer that interrupts on each full or fractionally full buffer.
- 1-D or 2-D DMA using a linked list of descriptors.
- 2-D DMA using an array of descriptors, specifying only the base DMA address within a common page.

In addition to the dedicated peripheral DMA channels, each DMA Controller has four memory DMA channels provided for transfers between the various memories of the ADSP-BF561 system. These enable transfers of blocks of data between any of the memories—including external SDRAM, ROM, SRAM, and flash memory—with minimal processor intervention. Memory DMA transfers can be controlled by a very flexible descriptor-based methodology or by a standard register-based autobuffer mechanism.

Further, the ADSP-BF561 has a four channel Internal Memory DMA (IMDMA) Controller. The IMDMA Controller allows data transfers between any of the internal L1 and L2 memories.

WATCHDOG TIMER

Each ADSP-BF561 core includes a 32-bit timer, which can be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the processor to a known state, via generation of a hardware reset, nonmaskable interrupt (NMI), or general-purpose interrupt, if the timer expires before being reset by software. The programmer initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts to zero from the programmed value. This protects the system from remaining in an unknown state where software, which would normally reset the timer, has stopped running due to an external noise condition or software error.

After a reset, software can determine if the watchdog was the source of the hardware reset by interrogating a status bit in the timer control register, which is set only upon a watchdog generated reset.

The timer is clocked by the system clock (SCLK) at a maximum frequency of $f_{\text{\tiny SCLK}}$.

TIMERS

There are 14 programmable timer units in the ADSP-BF561.

Each of the 12 general-purpose timer units can be independently programmed as a Pulse Width Modulator (PWM), internally or externally clocked timer, or pulse width counter. The general-purpose timer units can be used in conjunction with the UART to measure the width of the pulses in the data stream to provide an autobaud detect function for a serial channel. The general-purpose timers can generate interrupts to the processor core providing periodic events for synchronization, either to the processor clock or to a count of external signals.

In addition to the 12 general-purpose programmable timers, another timer is also provided for each core. These extra timers are clocked by the internal processor clock (CCLK) and are typically used as a system tick clock for generation of operating system periodic interrupts.

SERIAL PORTS (SPORTs)

The ADSP-BF561 incorporates two dual-channel synchronous serial ports (SPORT0 and SPORT1) for serial and multiprocessor communications. The SPORTs support the following features:

- I²S capable operation.
- Bidirectional operation Each SPORT has two sets of independent transmit and receive pins, enabling eight channels of I²S stereo audio.
- Buffered (8-deep) transmit and receive ports Each port has a data register for transferring data words to and from other DSP components and shift registers for shifting data in and out of the data registers.
- Clocking Each transmit and receive port can either use an external serial clock or generate its own, in frequencies ranging from (f_{SCIK}/131,070) Hz to (f_{SCIK}/2) Hz.
- Word length Each SPORT supports serial data words from 3 bits to 32 bits in length, transferred most significant bit first or least significant bit first.
- Framing Each transmit and receive port can run with or without frame sync signals for each data word. Frame sync signals can be generated internally or externally, active high or low, and with either of two pulse widths and early or late frame sync.
- Companding in hardware Each SPORT can perform A-law or μ -law companding according to ITU recommendation G.711. Companding can be selected on the transmit and/or receive channel of the SPORT without additional latencies.
- DMA operations with single-cycle overhead Each SPORT can automatically receive and transmit multiple buffers of memory data. The DSP can link or chain sequences of DMA transfers between a SPORT and memory.

- Interrupts Each transmit and receive port generates an interrupt upon completing the transfer of a data word or after transferring an entire data buffer or buffers through DMA.
- Multichannel capability Each SPORT supports 128 channels out of a 1,024-channel window and is compatible with the H.100, H.110, MVIP-90, and HMVIP standards.

An additional 250 mV of SPORT input hysteresis can be enabled by setting Bit 15 of the PLL_CTL register. When this bit is set, all SPORT input pins have the increased hysteresis.

SERIAL PERIPHERAL INTERFACE (SPI) PORT

The ADSP-BF561 processor has an SPI-compatible port that enables the processor to communicate with multiple SPI-compatible devices.

The SPI interface uses three pins for transferring data: two data pins (master output-slave input, MOSI, and master input-slave output, MISO) and a clock pin (serial clock, SCK). An SPI chip select input pin (\$\overline{SPISS}\$) lets other SPI devices select the processor, and seven SPI chip select output pins (\$\overline{SPISEL7}\$-1) let the processor select other SPI devices. The SPI select pins are reconfigured programmable flag pins. Using these pins, the SPI port provides a full-duplex, synchronous serial interface which supports both master/slave modes and multimaster environments.

The baud rate and clock phase/polarities for the SPI port are programmable, and it has an integrated DMA controller, configurable to support transmit or receive data streams. The SPI DMA controller can only service unidirectional accesses at any given time.

The SPI port clock rate is calculated as:

$$SPI\ Clock\ Rate = \frac{f_{SCLK}}{2 \times SPI_BAUD}$$

Where the 16-bit SPI_BAUD register contains a value of 2 to 65 535

During transfers, the SPI port simultaneously transmits and receives by serially shifting data in and out on its two serial data lines. The serial clock line synchronizes the shifting and sampling of data on the two serial data lines.

UART PORT

The ADSP-BF561 processor provides a full-duplex universal asynchronous receiver/transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART port includes support for 5 data bits to 8 data bits, 1 stop bit or 2 stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O) The processor sends or receives data by writing or reading I/O-mapped UART registers.
 The data is double-buffered on both transmit and receive.
- DMA (direct memory access) The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated

DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

The baud rate, serial data format, error code generation and status, and interrupts for the UART port are programmable.

The UART programmable features include:

- Supporting bit rates ranging from (f_{SCLK}/1,048,576) bits per second to (f_{SCLK}/16) bits per second.
- Supporting data formats from seven bits to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

The UART port's clock rate is calculated as:

$$UART\ Clock\ Rate = \frac{f_{SCLK}}{16 \times UART_Divisor}$$

Where the 16-bit UART_Divisor comes from the UART_DLH register (most significant 8 bits) and UART_DLL register (least significant 8 bits).

In conjunction with the general-purpose timer functions, autobaud detection is supported.

The capabilities of the UART are further extended with support for the Infrared Data Association (IrDA) serial infrared physical layer link specification (SIR) protocol.

PROGRAMMABLE FLAGS (PFx)

The ADSP-BF561 has 48 bidirectional, general-purpose I/O, programmable flag (PF47–0) pins. Some programmable flag pins are used by peripherals (see Pin Descriptions on Page 17). When not used as a peripheral pin, each programmable flag can be individually controlled by manipulation of the flag control, status, and interrupt registers as follows:

- Flag direction control register Specifies the direction of each individual PFx pin as input or output.
- Flag control and status registers Rather than forcing the software to use a read-modify-write process to control the setting of individual flags, the ADSP-BF561 employs a "write one to set" and "write one to clear" mechanism that allows any combination of individual flags to be set or cleared in a single instruction, without affecting the level of any other flags. Two control registers are provided, one register is written-to in order to set flag values, while another register is written-to in order to clear flag values. Reading the flag status register allows software to interrogate the sense of the flags.
- Flag interrupt mask registers These registers allow each individual PFx pin to function as an interrupt to the processor. Similar to the flag control registers that are used to set and clear individual flag values, one flag interrupt mask register sets bits to enable an interrupt function, and the other flag interrupt mask register clears bits to disable an

- interrupt function. PFx pins defined as inputs can be configured to generate hardware interrupts, while output PFx pins can be configured to generate software interrupts.
- Flag interrupt sensitivity registers These registers specify
 whether individual PFx pins are level- or edge-sensitive
 and specify, if edge-sensitive, whether just the rising edge
 or both the rising and falling edges of the signal are significant. One register selects the type of sensitivity, and one
 register selects which edges are significant for edge
 sensitivity.

PARALLEL PERIPHERAL INTERFACE

The ADSP-BF561 processor provides two parallel peripheral interfaces (PPI0, PPI1) that can connect directly to parallel A/D and D/A converters, video encoders and decoders, and other general-purpose peripherals. The PPI consists of a dedicated input clock pin, up to 3 frame synchronization pins, and up to 16 data pins. The input clock supports parallel data rates at up to $f_{\text{SCLK}}/2$ MHz, and the synchronization signals can be configured as either inputs or outputs.

The PPI supports a variety of general-purpose and ITU-R 656 modes of operation. In general-purpose mode, the PPI provides half-duplex, bi-directional data transfer with up to 16 bits of data. Up to 3 frame synchronization signals are also provided. In ITU-R 656 mode, the PPI provides half-duplex, bi-directional transfer of 8- or 10-bit video data. Additionally, on-chip decode of embedded start-of-line (SOL) and start-of-field (SOF) preamble packets is supported.

General-Purpose Mode Descriptions

The general-purpose modes of the PPI are intended to suit a wide variety of data capture and transmission applications. Three distinct submodes are supported:

- Input mode frame syncs and data are inputs into the PPI.
- Frame capture mode frame syncs are outputs from the PPI, but data are inputs.
- Output mode frame syncs and data are outputs from the PPI.

Input Mode

Input mode is intended for ADC applications, as well as video communication with hardware signaling. In its simplest form, PPI_FS1 is an external frame sync input that controls when to read data. The PPI_DELAY MMR allows for a delay (in PPI_CLK cycles) between reception of this frame sync and the initiation of data reads. The number of input data samples is user programmable and defined by the contents of the PPI_COUNT register. The PPI supports 8-bit, and 10-bit through 16-bit data, and are programmable in the PPI_CONTROL register.

Frame Capture Mode

Frame capture mode allows the video source(s) to act as a slave (e.g., for frame capture). The ADSP-BF561 processors control when to read from the video source(s). PPI_FS1 is an HSYNC output and PPI_FS2 is a VSYNC output.

Output Mode

Output mode is used for transmitting video or other data with up to three output frame syncs. Typically, a single frame sync is appropriate for data converter applications, whereas two or three frame syncs could be used for sending video with hardware signaling.

ITU-R 656 Mode Descriptions

The ITU-R 656 modes of the PPI are intended to suit a wide variety of video capture, processing, and transmission applications. Three distinct submodes are supported:

- Active video only mode
- Vertical blanking only mode
- Entire field mode

Active Video Only Mode

Active video only mode is used when only the active video portion of a field is of interest and not any of the blanking intervals. The PPI does not read in any data between the end of active video (EAV) and start of active video (SAV) preamble symbols, or any data present during the vertical blanking intervals. In this mode, the control byte sequences are not stored to memory; they are filtered by the PPI. After synchronizing to the start of Field 1, the PPI ignores incoming samples until it sees an SAV code. The user specifies the number of active video lines per frame (in the PPI_COUNT register).

Vertical Blanking Interval Mode

In this mode, the PPI only transfers vertical blanking interval (VBI) data.

Entire Field Mode

In this mode, the entire incoming bit stream is read in through the PPI. This includes active video, control preamble sequences, and ancillary data that may be embedded in horizontal and vertical blanking intervals. Data transfer starts immediately after synchronization to Field 1.

DYNAMIC POWER MANAGEMENT

The ADSP-BF561 provides four power management modes and one power management state, each with a different performance/power profile. In addition, dynamic power management provides the control functions to dynamically alter the processor core supply voltage, further reducing power dissipation. Control of clocking to each of the ADSP-BF561 peripherals also reduces power consumption. See Table 3 for a summary of the power settings for each mode.

Full-On Operating Mode—Maximum Performance

In the full-on mode, the PLL is enabled and is not bypassed, providing capability for maximum operational frequency. This is the default execution state in which maximum performance can be achieved. The processor cores and all enabled peripherals run at full speed.

Table 3. Power Settings

Mode/State	PLL	PLL Bypassed	Core Clock (CCLK)	System Clock (SCLK)	Core Power
Full-On	Enabled	No	Enabled	Enabled	On
Active	Enabled/ Disabled	Yes	Enabled	Enabled	On
Sleep	Enabled	_	Disabled	Enabled	On
Deep Sleep	Disabled	_	Disabled	Disabled	On
Hibernate	Disabled	_	Disabled	Disabled	Off

Active Operating Mode—Moderate Power Savings

In the active mode, the PLL is enabled but bypassed. Because the PLL is bypassed, the processor's core clock (CCLK) and system clock (SCLK) run at the input clock (CLKIN) frequency. In this mode, the CLKIN to CCLK multiplier ratio can be changed, although the changes are not realized until the full-on mode is entered. DMA access is available to appropriately configured L1 and L2 memories.

In the active mode, it is possible to disable the PLL through the PLL control register (PLL_CTL). If disabled, the PLL must be re-enabled before transitioning to the full-on or sleep modes.

Sleep Operating Mode—High Dynamic Power Savings

The sleep mode reduces power dissipation by disabling the clock to the processor core (CCLK). The PLL and system clock (SCLK), however, continue to operate in this mode. Typically an external event will wake up the processor. When in the sleep mode, assertion of wakeup will cause the processor to sense the value of the BYPASS bit in the PLL control register (PLL_CTL).

When in the sleep mode, system DMA access is only available to external memory, not to L1 or on-chip L2 memory.

Deep Sleep Operating Mode—Maximum Dynamic Power Savings

The deep sleep mode maximizes power savings by disabling the clocks to the processor cores (CCLK) and to all synchronous peripherals (SCLK). Asynchronous peripherals will not be able to access internal resources or external memory. This powered-down mode can only be exited by assertion of the reset interrupt (\overline{RESET}). If BYPASS is disabled, the processor will transition to the full-on mode. If BYPASS is enabled, the processor will transition to the active mode.

Hibernate State—Maximum Static Power Savings

The hibernate state maximizes static power savings by disabling the voltage and clocks to the processor core (CCLK) and to all the synchronous peripherals (SCLK). The internal voltage regulator for the processor can be shut off by writing b#00 to the FREQ bits of the VR_CTL register. This disables both CCLK and SCLK. Furthermore, it sets the internal power supply voltage (V_{DDINT}) to 0 V to provide the lowest static power dissipation. Any critical information stored internally (memory contents, register contents, etc.) must be written to a nonvolatile storage device prior to removing power if the processor state is to be

preserved. Since V_{DDEXT} is still supplied in this mode, all of the external pins three-state, unless otherwise specified. This allows other devices that may be connected to the processor to have power still applied without drawing unwanted current. The internal supply regulator can be woken up by asserting the $\overline{\text{RESET}}$ pin.

Power Savings

As shown in Table 4, the ADSP-BF561 supports two different power domains. The use of multiple power domains maximizes flexibility, while maintaining compliance with industry standards and conventions. By isolating the internal logic of the ADSP-BF561 into its own power domain, separate from the I/O, the processor can take advantage of Dynamic Power Management, without affecting the I/O devices. There are no sequencing requirements for the various power domains.

Table 4. ADSP-BF561 Power Domains

Power Domain	V _{DD} Range
All internal logic	V _{DDINT}
I/O	V_{DDEXT}

The power dissipated by a processor is largely a function of the clock frequency of the processor and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation, while reducing the voltage by 25% reduces dynamic power dissipation by more than 40%. Further, these power savings are additive, in that if the clock frequency and supply voltage are both reduced, the power savings can be dramatic.

The dynamic power management feature of the ADSP-BF561 allows both the processor's input voltage ($V_{\tiny DDINT}$) and clock frequency ($f_{\tiny CLK}$) to be dynamically controlled.

The savings in power dissipation can be modeled using the power savings factor and % power savings calculations.

The power savings factor is calculated as:

power savings factor

$$= \frac{f_{\text{CCLKRED}}}{f_{\text{CCLKNOM}}} \times \left(\frac{V_{\text{DDINTRED}}}{V_{\text{DDINTNOM}}}\right)^2 \times \left(\frac{t_{\text{RED}}}{t_{\text{NOM}}}\right)$$

where the variables in the equations are:

 $f_{CCLKNOM}$ is the nominal core clock frequency

 $f_{CCLKRED}$ is the reduced core clock frequency

 $V_{DDINTNOM}$ is the nominal internal supply voltage

 $V_{DDINTRED}$ is the reduced internal supply voltage

 t_{NOM} is the duration running at $f_{CCLKNOM}$

 t_{RED} is the duration running at $f_{CCLKRED}$

The percent power savings is calculated as:

% power savings = $(1 - power savings factor) \times 100\%$

VOLTAGE REGULATION

The ADSP-BF561 processor provides an on-chip voltage regulator that can generate processor core voltage levels 0.85 V to 1.30 V (within a specified tolerance, see Operating Conditions) from an external 2.25 V to 3.6 V supply. Figure 4 shows the typical external components required to complete the power management system. The regulator controls the internal logic voltage levels and is programmable with the voltage regulator control register (VR_CTL) in increments of 50 mV. To reduce standby power consumption, the internal voltage regulator can be programmed to remove power to the processor core while keeping I/O power ($V_{\mbox{\tiny DDEXT}}$) supplied. While in the hibernate state, V_{DDEXT} can still be applied, thus eliminating the need for external buffers. The voltage regulator can be activated from this power-down state by asserting RESET, which will then initiate a boot sequence. The regulator can also be disabled and bypassed at the user's discretion.

The internal voltage regulation feature is not available on automotive grade models. External voltage regulation is required to ensure correct operation of these parts.




Figure 4. Voltage Regulator Circuit

Voltage Regulator Layout Guidelines

Regulator external component placement, board routing, and bypass capacitors all have a significant effect on noise injected into the other analog circuits on-chip. The VROUT1-0 traces and voltage regulator external components should be considered as noise sources when doing board layout and should not be routed or placed near sensitive circuits or components on the board. All internal and I/O power supplies should be well bypassed with bypass capacitors placed as close to the ADSP-BF561 processors as possible.

For further details on the on-chip voltage regulator and related board design guidelines, see the *Switching Regulator Design Considerations for ADSP-BF533 Blackfin Processors (EE-228)* applications note on the Analog Devices web site (www.analog.com)—use site search on "EE-228".


CLOCK SIGNALS

The ADSP-BF561 processor can be clocked by an external crystal, a sine wave input, or a buffered, shaped clock derived from an external clock oscillator.

If an external clock is used, it should be a TTL compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the processor's CLKIN pin. When an external clock is used, the XTAL pin must be left unconnected.

Alternatively, because the ADSP-BF561 processor includes an on-chip oscillator circuit, an external crystal may be used. For fundamental frequency operation, use the circuit shown in Figure 5. A parallel-resonant, fundamental frequency, microprocessor-grade crystal is connected across the CLKIN and XTAL pins. The on-chip resistance between CLKIN and the XTAL pin is in the 500 k Ω range. Further parallel resistors are typically not recommended. The two capacitors and the series resistor shown in Figure 5 fine tune the phase and amplitude of the sine frequency. The capacitor and resistor values shown in Figure 5 are typical values only. The capacitor values are dependent upon the crystal manufacturer's load capacitance recommendations and the physical PCB layout. The resistor value depends on the drive level specified by the crystal manufacturer. System designs should verify the customized values based on careful investigation on multiple devices over the allowed temperature range.

A third-overtone crystal can be used at frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone, by adding a tuned inductor circuit as shown in Figure 5.



NOTE: VALUES MARKED WITH * MUST BE CUSTOMIZED DEPENDING ON THE CRYSTAL AND LAYOUT. PLEASE ANALYZE CAREFULLY.

Figure 5. External Crystal Connections

As shown in Figure 6, the core clock (CCLK) and system peripheral clock (SCLK) are derived from the input clock (CLKIN) signal. An on-chip PLL is capable of multiplying the CLKIN signal by a user-programmable 0.5× to 64× multiplication factor. The default multiplier is 10×, but it can be modified by a software instruction sequence. On the fly frequency changes can be effected by simply writing to the PLL_DIV register.




Figure 6. Frequency Modification Methods

All on-chip peripherals are clocked by the system clock (SCLK). The system clock frequency is programmable by means of the SSEL3–0 bits of the PLL_DIV register. The values programmed into the SSEL fields define a divide ratio between the PLL output (VCO) and the system clock. SCLK divider values are 1 through 15. Table 5 illustrates typical system clock ratios.

Table 5. Example System Clock Ratios

Signal Name	Divider Ratio	Example Frequency Ratios (MHz)		
SSEL3-0	VCO/SCLK	VCO	SCLK	
0001	1:1	100	100	
0110	6:1	300	50	
1010	10:1	500	50	

The maximum frequency of the system clock is f_{SCLK} . Note that the divisor ratio must be chosen to limit the system clock frequency to its maximum of f_{SCLK} . The SSEL value can be changed dynamically without any PLL lock latencies by writing the appropriate values to the PLL divisor register (PLL_DIV).

The core clock (CCLK) frequency can also be dynamically changed by means of the CSEL1–0 bits of the PLL_DIV register. Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in Table 6. This programmable core clock capability is useful for fast core frequency modifications.

Table 6. Core Clock Ratios

Signal Name	Divider Ratio	Example Frequency Ratios (MHz)		
CSEL1-0	VCO/CCLK	VCO	CCLK	
00	1:1	500	500	
01	2:1	500	250	
10	4:1	200	50	
11	8:1	200	25	

The maximum PLL clock time when a change is programmed via the PLL_CTL register is 40 μs . The maximum time to change the internal voltage via the internal voltage regulator is also 40 μs . The reset value for the PLL_LOCKCNT register is 0x200. This value should be programmed to ensure a 40 μs wakeup time when either the voltage is changed or a new MSEL value is programmed. The value should be programmed to ensure an 80 μs wakeup time when both voltage and the MSEL value are changed. The time base for the PLL_LOCKCNT register is the period of CLKIN.

BOOTING MODES

The ADSP-BF561 has three mechanisms (listed in Table 7) for automatically loading internal L1 instruction memory, L2, or external memory after a reset. A fourth mode is provided to execute from external memory, bypassing the boot sequence.

Table 7. Booting Modes

BMODE1-0	Description
00	Execute from 16-bit external memory (Bypass Boot ROM)
01	Boot from 8-bit/16-bit flash
10	Boot from SPI host slave mode
11	Boot from SPI serial EEPROM (16-, 24-bit address range)

The BMODE pins of the reset configuration register, sampled during power-on resets and software initiated resets, implement the following modes:

- Execute from 16-bit external memory Execution starts from address 0x2000 0000 with 16-bit packing. The boot ROM is bypassed in this mode. All configuration settings are set for the slowest device possible (3-cycle hold time, 15-cycle R/W access times, 4-cycle setup). Note that, in bypass mode, only Core A can execute instructions from external memory.
- Boot from 8-bit/16-bit external flash memory The 8-bit/16-bit flash boot routine located in boot ROM memory space is set up using Asynchronous Memory Bank 0.

- All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).
- Boot from SPI host device The Blackfin processor operates in SPI slave mode and is configured to receive the bytes of the .LDR file from an SPI host (master) agent. To hold off the host device from transmitting while the boot ROM is busy, the Blackfin processor asserts a GPIO pin, called host wait (HWAIT), to signal the host device not to send any more bytes until the flag is deasserted. The flag is chosen by the user and this information is transferred to the Blackfin processor via bits 10:5 of the FLAG header.
- Boot from SPI serial EEPROM (16-, 24-bit addressable) –
 The SPI uses the PF2 output pin to select a single SPI
 EPROM device, submits a read command at address
 0x0000, and begins clocking data into the beginning of L1
 instruction memory. A 16-, 24-bit addressable SPI-compatible EPROM must be used.

For each of the boot modes, a boot loading protocol is used to transfer program and data blocks from an external memory device to their specified memory locations. Multiple memory blocks may be loaded by any boot sequence. Once all blocks are loaded, Core A program execution commences from the start of L1 instruction SRAM (0xFFA0 0000). Core B remains in a held-off state until Bit 5 of SICA_SYSCR is cleared by Core A. After that, Core B will start execution at address 0xFF60 0000.

In addition, Bit 4 of the reset configuration register can be set by application code to bypass the normal boot sequence during a software reset. For this case, the processor jumps directly to the beginning of L1 instruction memory.

INSTRUCTION SET DESCRIPTION

The Blackfin processor family assembly language instruction set employs an algebraic syntax that was designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both a user (algorithm/application code) and a supervisor (O/S kernel, device drivers, debuggers, ISRs) mode of operation—allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/CPU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU plus two load/store plus two pointer updates per cycle.

- All registers, I/O, and memory are mapped into a unified 4G byte memory space providing a simplified programming model.
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data types; and separate user and kernel stack pointers.
- Code density enhancements, which include intermixing of 16-bit and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded as 16-bits.

DEVELOPMENT TOOLS

The ADSP-BF561 is supported with a complete set of CROSSCORE^{®†} software and hardware development tools, including Analog Devices emulators and the VisualDSP++^{®‡} development environment. The same emulator hardware that supports other Analog Devices processors also fully emulates the ADSP-BF561.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy to use assembler that is based on an algebraic syntax, an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ runtime library that includes DSP and mathematical functions. A key point for these tools is C/C++ code efficiency. The compiler has been developed for efficient translation of C/C++ code to Blackfin assembly. The Blackfin processor has architectural features that improve the efficiency of compiled C/C++ code.

The VisualDSP++ debugger has a number of important features. Data visualization is enhanced by a plotting package that offers a significant level of flexibility. This graphical representation of user data enables the programmer to quickly determine the performance of an algorithm. As algorithms grow in complexity, this capability can have increasing significance on the designer's development schedule, increasing productivity. Statistical profiling enables the programmer to nonintrusively poll the processor as it is running the program. This feature, unique to VisualDSP++, enables the software developer to passively gather important code execution metrics without interrupting the real-time characteristics of the program. Essentially, the developer can identify bottlenecks in software quickly and efficiently. By using the profiler, the programmer can focus on those areas in the program that impact performance and take corrective action.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information).
- Insert breakpoints.

[†]CROSSCORE is a registered trademark of Analog Devices, Inc.

- Set conditional breakpoints on registers, memory, and stacks.
- · Trace instruction execution.
- Perform linear or statistical profiling of program execution.
- Fill, dump, and graphically plot the contents of memory.
- Perform source level debugging.
- · Create custom debugger windows.

The VisualDSP++ IDE lets programmers define and manage software development. Its dialog boxes and property pages let programmers configure and manage all development tools, including color syntax highlighting in the VisualDSP++ editor. These capabilities permit programmers to:

- Control how the development tools process inputs and generate outputs.
- Maintain a one-to-one correspondence with the tool's command line switches.

The VisualDSP++ Kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of embedded, real-time programming. These capabilities enable engineers to develop code more effectively, eliminating the need to start from the very beginning when developing new application code. The VDK features include threads, critical and unscheduled regions, semaphores, events, and device flags. The VDK also supports priority-based, pre-emptive, cooperative, and time-sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used with standard command line tools. When the VDK is used, the development environment assists the developer with many error prone tasks and assists in managing system resources, automating the generation of various VDK-based objects, and visualizing the system state when debugging an application that uses the VDK.

The Expert Linker can be used to visually manipulate the placement of code and data in the embedded system. Memory utilization can be viewed in a color-coded graphical form. Code and data can be easily moved to different areas of the processor or external memory with the drag of the mouse. Runtime stack and heap usage can be examined. The Expert Linker is fully compatible with existing Linker Definition File (LDF), allowing the developer to move between the graphical and textual environments.

Analog Devices emulators use the IEEE 1149.1 JTAG test access port of the ADSP-BF561 to monitor and control the target board processor during emulation. The emulator provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect the loading or timing of the target system.

[‡] VisualDSP++ is a registered trademark of Analog Devices, Inc.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the Blackfin processor family. Third party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

EZ-KIT Lite Evaluation Board

For evaluation of ADSP-BF561 processors, use the ADSP-BF561 EZ-KIT Lite[®] board available from Analog Devices. Order part number ADDS-BF561-EZLITE. The board comes with on-chip emulation capabilities and is equipped to enable software development. Multiple daughter cards are available.

DESIGNING AN EMULATOR-COMPATIBLE PROCESSOR BOARD

The Analog Devices family of emulators are tools that every system developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG Test Access Port (TAP) on the ADSP-BF561. The emulator uses the TAP to access the internal features of the processor, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The processor must be halted to send data and commands, but once an operation has been completed by the emulator, the processor is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the processor's JTAG port to the emulator.

For details on target board design issues, including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see *Analog Devices JTAG Emulation Technical Reference (EE-68)* on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

RELATED DOCUMENTS

The following publications that describe the ADSP-BF561 processors (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website:

- Getting Started With Blackfin Processors
- ADSP-BF561 Blackfin Processor Hardware Reference
- ADSP-BF53x/BF56x Blackfin Processor Programming Reference
- ADSP-BF561 Blackfin Processor Anomaly List

PIN DESCRIPTIONS

ADSP-BF561 pin definitions are listed in Table 8. In order to maintain maximum function and reduce package size and pin count, some pins have multiple functions. In cases where pin function is reconfigurable, the default state is shown in plain text, while alternate functionality is shown in italics.

All pins are three-stated during and immediately after reset, with the exception of the external memory interface. On the external memory interface, the control and address lines are driven high during reset unless the \overline{BR} pin is asserted.

All I/O pins have their input buffers disabled, with the exception of the pins noted in the data sheet that need pull-ups or pull-downs if unused.

Table 8. Pin Descriptions

Pin Name	Туре	Function	Driver Type ¹
EBIU			
ADDR25-2	О	Address Bus for Async/Sync Access	А
DATA31-0	I/O	Data Bus for Async/Sync Access	А
ABE3-0/SDQM3-0	0	Byte Enables/Data Masks for Async/Sync Access	А
BR	I	Bus Request (This pin should be pulled HIGH if not used.)	
BG	О	Bus Grant	А
BGH	0	Bus Grant Hang	А
EBIU (ASYNC)			
AMS3-0	0	Bank Select	А
ARDY	I	Hardware Ready Control (This pin should be pulled HIGH if not used.)	
AOE	О	Output Enable	А
AWE	0	Write Enable	А
ARE	0	Read Enable	А
EBIU (SDRAM)			
SRAS	0	Row Address Strobe	А
SCAS	0	Column Address Strobe	А
SWE	О	Write Enable	А
SCKE	0	Clock Enable	А
SCLK0/CLKOUT	0	Clock Output Pin 0	В
SCLK1	0	Clock Output Pin 1	В
SA10	О	SDRAM A10 Pin	А
SMS3-0	О	Bank Select	А

Table 8. Pin Descriptions (Continued)

Pin Name	Туре	Function	Drive Type ¹
PF/SPI/TIMER			
PF0/SPISS/TMR0	I/O	Programmable Flag/Slave SPI Select/Timer	C
PF1/SPISEL1/TMR1	I/O	Programmable Flag/SPI Select/Timer	C
PF2/SPISEL2/TMR2	I/O	Programmable Flag/SPI Select/Timer	C
PF3/SPISEL3/TMR3	I/O	Programmable Flag/SPI Select/Timer	C
PF4/SPISEL4/TMR4	I/O	Programmable Flag/SPI Select/Timer	С
PF5/SPISEL5/TMR5	I/O	Programmable Flag/SPI Select/Timer	С
PF6/SPISEL6/TMR6	I/O	Programmable Flag/SPI Select/Timer	С
PF7/SPISEL7/TMR7	I/O	Programmable Flag/SPI Select/Timer	С
PF8	I/O	Programmable Flag	С
PF9	I/O	Programmable Flag	С
PF10	I/O	Programmable Flag	С
PF11	I/O	Programmable Flag	С
PF12	I/O	Programmable Flag	С
PF13	I/O	Programmable Flag	c
PF14	I/O	Programmable Flag	c
PF15/EXT CLK	I/O	Programmable Flag/External Timer Clock Input	c
PPI0		,	
PPI0D15-8/PF47-40	I/O	PPI Data/Programmable Flag Pins	c
PPI0D7-0	I/O	PPI Data Pins	c
PPI0CLK	lı .	PPI Clock	
PPI0SYNC1/TMR8	I/O	PPI Sync/Timer	c
PPI0SYNC2/TMR9	I/O	PPI Sync/Timer	C
PPI0SYNC3	I/O	PPI Sync	c
PPI1			
PPI1D15-8/PF39-32	I/O	PPI Data/Programmable Flag Pins	c
PPI1D7-0	1/0	PPI Data Pins	c
PPI1CLK		PPI Clock	
PPI1SYNC1/TMR10	I/O	PPI Sync/Timer	c
PPI1SYNC2/TMR11	I/O	PPI Sync/Timer	C
PPI1SYNC3	I/O	PPI Sync	C
SPORT0			
RSCLK0/PF28	I/O	Sport0 Receive Serial Clock/Programmable Flag	D
RFS0/ <i>PF19</i>	I/O	Sport0 Receive Frame Sync/Programmable Flag	C
DROPRI		Sport0 Receive Data Primary	
DR0SEC/PF20	I/O	Sport0 Receive Data Secondary/Programmable Flag	c
TSCLK0/PF29	I/O	Sport0 Transmit Serial Clock/Programmable Flag	D
TFS0/PF16	I/O	Sport0 Transmit Frame Sync/ <i>Programmable Flag</i>	C
DT0PRI/PF18	1/0	Sport0 Transmit Data Primary/Programmable Flag	C
DT0SEC/PF17	1/0	Sport0 Transmit Data Filmary/Frogrammable Flag	C
DIOSECTITI	", "	Sporto Transmit Data Secondary/Trogrammable Flag	

Table 8. Pin Descriptions (Continued)

Pin Name	Туре	Function	Driver Type ¹
SPORT1			
RSCLK1/PF30	I/O	Sport1 Receive Serial Clock/ <i>Programmable Flag</i>	D
RFS1/PF24	I/O	Sport1 Receive Frame Sync/Programmable Flag	C
DR1PRI	I	Sport1 Receive Data Primary	
DR1SEC/PF25	I/O	Sport1 Receive Data Secondary/Programmable Flag	C
TSCLK1/PF31	I/O	Sport1 Transmit Serial Clock/Programmable Flag	D
TFS1/PF21	I/O	Sport1 Transmit Frame Sync/ <i>Programmable Flag</i>	С
DT1PRI/PF23	I/O	Sport1 Transmit Data Primary/Programmable Flag	С
DT1SEC/PF22	I/O	Sport1 Transmit Data Secondary/Programmable Flag	c
SPI			
MOSI	I/O	Master Out Slave In	c
MISO	I/O	Master In Slave Out (This pin should be pulled HIGH through a 4.7 k Ω resistor if booting via the SPI port.)	С
SCK	I/O	SPI Clock	D
UART			
RX/PF27	I/O	UART Receive/ <i>Programmable Flag</i>	С
TX/PF26	I/O	UART Transmit/Programmable Flag	C
JTAG	1,, 0		
EMU	o	Emulation Output	С
TCK	ľ	JTAG Clock	
TDO	0	JTAG Serial Data Out	С
TDI	ľ	JTAG Serial Data In	
TMS	li .	JTAG Mode Select	
TRST	li l	JTAG Reset (This pin should be pulled LOW if JTAG is not used.)	
Clock	-	The reset (This pin should be pulled LOW if The is not used.)	
CLKIN		Clock/Crystal Input (This pin needs to be at a level or clocking.)	
XTAL	0	Crystal Connection	
Mode Controls		Crystal Connection	
RESET		Reset (This pin is always active during core power-on.)	
NMI0	l'		
NMI1	l'	Nonmaskable Interrupt Core A (This pin should be pulled LOW when not used.) Nonmaskable Interrupt Core B (This pin should be pulled LOW when not used.)	
BMODE1-0	-		
		Boot Mode Strap (These pins must be pulled to the state required for the desired boot mode.)	
SLEEP	0	Sleep	С
BYPASS Voltage Regulator		PLL BYPASS Control (Pull-up or pull-down Required.)	
		Estample FFT Drive	
VROUT1-0	0	External FET Drive	
Supplies	_	Device Council.	
VDDEXT	P	Power Supply	
VDDINT	P	Power Supply	
GND	G	Power Supply Return	
No Connection	NC	NC	

 $^{^{1}\}mathrm{Refer}$ to Figure 28 on Page 41 to Figure 32 on Page 42.

SPECIFICATIONS

Component specifications are subject to change without notice.

OPERATING CONDITIONS

Para	meter	Conditions	Min	Nominal	Max	Unit
V _{DDINT}	Internal Supply Voltage ¹	Nonautomotive 500 MHz and 533 MHz speed grade models and ADSP-BF561SKBCZ600 ²	0.8	1.25	1.375	V
V_{DDINT}	Internal Supply Voltage ¹	600 MHz speed grade models except ADSP-BF561SKBCZ600 ²	0.8	1.35	1.4185	V
V_{DDINT}	Internal Supply Voltage ³	Automotive grade models ²	0.95	1.25	1.312	V
V_{DDEXT}	External Supply Voltage	Nonautomotive grade models ²	2.25	2.5 or 3.3	3.6	V
V_{DDEXT}	External Supply Voltage	Automotive grade models ²	2.7	3.3	3.6	V
$V_{\mathbb{H}}$	High Level Input Voltage ^{4, 5}		2.0		3.6	V
$V_{\scriptscriptstyle \parallel}$	Low Level Input Voltage ⁵		-0.3		+0.6	V
T_J	Junction Temperature	256-Ball CSP_BGA (12 mm \times 12 mm) @ T _{AMBIENT} = 0°C to +70°C	0		+105	°C
T_J	Junction Temperature	256-Ball CSP_BGA (17 mm \times 17 mm) @ T _{AMBIENT} = 0°C to +70°C	0		+95	°C
T_J	Junction Temperature	256-Ball CSP_BGA (17 mm \times 17 mm) @ T _{AMBIENT} = -40° C to $+85^{\circ}$ C	-40		+115	°C
T_J	Junction Temperature	297-Ball PBGA @ T _{AMBIENT} = 0°C to +70°C	0		+95	°C
T_J	Junction Temperature	297-Ball PBGA @ T _{AMBIENT} = −40°C to +85°C	-40		+115	°C

¹ Internal voltage (V_{DDNT}) regulator tolerance is -5% to +10% for all models except 600 MHz models in the PBGA package where tolerance is -7% to +12%

ELECTRICAL CHARACTERISTICS

Parameter	•	Test Conditions	Min	Typical	Max	Unit
V _{OH}	High Level Output Voltage ¹	$V_{DDEXT} = 3.0 \text{ V, } I_{OH} = -0.5 \text{ mA}$	2.4			V
V_{oL}	Low Level Output Voltage ¹	$V_{DDEXT} = 3.0 \text{ V}, I_{OL} = 2.0 \text{ mA}$			0.4	V
$I_{\rm IH}$	High Level Input Current ²	$V_{DDEXT} = Maximum, V_{IN} = V_{DD} Maximum$			10.0	μΑ
$I_{\rm IHP}$	High Level Input Current JTAG ³	$V_{DDEXT} = Maximum, V_{IN} = V_{DD} Maximum$			50.0	μΑ
$I_{\rm lL}^{4}$	Low Level Input Current ²	$V_{DDEXT} = Maximum, V_{IN} = 0 V$			10.0	μΑ
I _{OZH}	Three-State Leakage Current⁵	$V_{DDEXT} = Maximum, V_{IN} = V_{DD} Maximum$			10.0	μΑ
I _{OZL} ⁴	Three-State Leakage Current⁵	$V_{DDEXT} = Maximum, V_{IN} = 0 V$			10.0	μΑ
C_{IN}	Input Capacitance ⁶	$f_{IN} = 1 \text{ MHz}, T_{AMBIENT} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4	8 ⁷	рF
DDHIBERNATE	V _{DDINT} Current in Hibernate Mode	$V_{DDEXT} = 3.65 \text{ V}$ with Voltage Regulator Off ($V_{DDINT} = 0 \text{ V}$)		50		μΑ
I _{DDDEEPSLEEP} 8	V _{DDINT} Current in Deep Sleep Mode	$V_{DDINT} = 0.8 \text{ V}, T_{JUNCTION} = 25^{\circ}\text{C}$		32		mA
I _{DD_TYP} 8,9	V _{DDINT} Current	$V_{DDINT} = 0.8 \text{ V}, f_{IN} = 50 \text{ MHz}, T_{JUNCTION} = 25^{\circ}\text{C}$		66		mA
I _{DD_TYP} 8,9	V _{DDINT} Current	$V_{DDINT} = 1.25 \text{ V}, f_{IN} = 500 \text{ MHz}, T_{JUNCTION} = 25^{\circ}\text{C}$		469		mA
I _{DD_TYP} 8,9	V _{DDINT} Current	$V_{DDINT} = 1.35 \text{ V, } f_{IN} = 600 \text{ MHz, } T_{JUNCTION} = 25^{\circ}\text{C}$		588		mA

¹ Applies to output and bidirectional pins.

See Ordering Guide on Page 64.

³ The internal voltage regulation feature is not available. External voltage regulation is required to ensure correct operation.

 $^{^4}$ The ADSP-BF561 is 3.3 V tolerant (always accepts up to 3.6 V maximum $V_{_{\rm IH}}$), but voltage compliance (on outputs, $V_{_{OH}}$) depends on the input $V_{_{DDEXT}}$, because $V_{_{OH}}$ (maximum) approximately equals $V_{_{DDEXT}}$ (maximum). This 3.3 V tolerance applies to bidirectional and input only pins.

⁵ Applies to all signal pins.

² Applies to input pins except JTAG inputs.

³ Applies to JTAG input pins (TCK, TDI, TMS, TRST).

⁴ Absolute value.

⁵ Applies to three-statable pins.

⁶ Applies to all signal pins.

⁷ Guaranteed, but not tested.

⁸ See Estimating Power for ADSP-BF561 Blackfin Processors (EE-293) on the Analog Devices website (www.analog.com)—use site search on "EE-293".

 $^{^{9}\,\}mathrm{Processor}$ executing 75% dual MAC, 25% ADD with moderate data bus activity.

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed in the table may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Value
Internal (Core) Supply Voltage (V _{DDINT})	-0.3 V to +1.42 V
External (I/O) Supply Voltage (V _{DDEXT})	-0.5 V to +3.8 V
Input Voltage ¹	-0.5 V to +3.8 V
Output Voltage Swing	$-0.5 \text{ V to V}_{DDEXT} + 0.5 \text{ V}$
Load Capacitance ²	200 pF
Storage Temperature Range	-65°C to +150°C
Junction Temperature Under Bias	125℃

¹ Applies to 100% transient duty cycle. For other duty cycles see Table 9.

Table 9. Maximum Duty Cycle for Input Transient Voltage¹

V _{IN} Min (V)	V _{IN} Max (V) ²	Maximum Duty Cycle
-0.50	3.80	100%
-0.70	4.00	40%
-0.80	4.10	25%
-0.90	4.20	15%
-1.00	4.30	10%

¹ Applies to all signal pins with the exception of CLKIN, XTAL, VROUT1-0.

ESD SENSITIVITY



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be take to avoid performance degradation or loss of functionality.

PACKAGE INFORMATION

The information presented in Figure 7 and Table 10 provides details about the package branding for the Blackfin processors. For a complete listing of product availability, see the Ordering Guide on Page 64.



Figure 7. Product Information on Package

Table 10. Package Brand Information

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	RoHS Compliant Part
ccc	See Ordering Guide
vvvvv.x	Assembly Lot Code
n.n	Silicon Revision
yyww	Date Code

 $^{^2}$ For proper SDRAM controller operation, the maximum load capacitance is 50 pF (at 3.3 V) or 30 pF (at 2.5 V) for ADDR19–1, DATA15–0, ABE1–0/SDQM1–0, CLKOUT, SCKE, SA10, SRAS, SCAS, SWE, and SMS.

 $^{^{2}\,\}mathrm{Only}$ one of the listed options can apply to a particular design.

TIMING SPECIFICATIONS

Table 11 through Table 13 describe the timing requirements for the ADSP-BF561 clocks ($t_{CCLK} = 1/f_{CCLK}$). Take care in selecting MSEL, SSEL, and CSEL ratios so as not to exceed the maximum core clock, system clock, and Voltage Controlled Oscillator

(VCO) operating frequencies, as described in Absolute Maximum Ratings on Page 21. Table 14 describes phase-locked loop operating conditions.

Table 11. Core Clock (CCLK) Requirements—500 MHz and 533 MHz Speed Grade Models¹

Param	eter	Max	Unit
f_{CCLK}	CCLK Frequency (V _{DDINT} = 1.25 Vminimum) ^{2, 3}	533	MHz
\mathbf{f}_{CCLK}	CCLK Frequency (V _{DDINT} = 1.1875 Vminimum)	500	MHz
\mathbf{f}_{CCLK}	CCLK Frequency (V _{DDINT} = 1.045 Vminimum)	444	MHz
\mathbf{f}_{CCLK}	CCLK Frequency (V _{DDINT} = 0.95 Vminimum)	350	MHz
\mathbf{f}_{CCLK}	CCLK Frequency $(V_{DDINT} = 0.855 \text{ V minimum})^{3,4}$	300	MHz
\mathbf{f}_{CCLK}	CCLK Frequency (V _{DDINT} = 0.8 V minimum) ⁴	250	MHz

¹See Ordering Guide on Page 64.

Table 12. Core Clock (CCLK) Requirements—600 MHz Speed Grade Models in CSP_BGA Package¹

Paran	neter	Max	Unit
f_{CCLK}	CCLK Frequency (V _{DDINT} = 1.1875 V minimum)	600	MHz
\mathbf{f}_{CCLK}	CCLK Frequency ($V_{DDINT} = 1.045 \text{ V minimum}$)	475	MHz
\mathbf{f}_{CCLK}	CCLK Frequency (V _{DDINT} = 0.95 V minimum)	425	MHz
\mathbf{f}_{CCLK}	CCLK Frequency ($V_{DDINT} = 0.855 \text{ V minimum}$)	375	MHz
\mathbf{f}_{CCLK}	CCLK Frequency ($V_{DDINT} = 0.8 \text{ V minimum}$)	250	MHz

¹See Ordering Guide on Page 64.

Table 13. Core Clock (CCLK) Requirements—600 MHz Speed Grade Models in PBGA Package¹

Param	neter	Max	Unit
f_{CCLK}	CCLK Frequency (V _{DDINT} = 1.2825 V minimum) ²	600	MHz
\mathbf{f}_{CCLK}	CCLK Frequency (V _{DDINT} = 1.1875 V minimum)	500	MHz
\mathbf{f}_{CCLK}	CCLK Frequency (V _{DDINT} = 1.045 V minimum)	444	MHz
\mathbf{f}_{CCLK}	CCLK Frequency (V _{DDINT} = 0.95 V minimum)	350	MHz
\mathbf{f}_{CCLK}	CCLK Frequency ($V_{DDINT} = 0.855 \text{ V minimum}$)	300	MHz
f_{CCLK}	CCLK Frequency ($V_{DDINT} = 0.8 \text{ V minimum}$)	250	MHz

¹ See Ordering Guide on Page 64.

Table 14. Phase-Locked Loop Operating Conditions

Parameter	Min	Max	Unit
Voltage Controlled Oscillator (VCO) Frequency	50	Maximum f _{CCLK}	MHz

Table 15. System Clock (SCLK) Requirements

Parameter ¹		$Max V_{DDEXT} = 2.5 V/3.3 V$	Unit
f _{SCLK}	CLKOUT/SCLK Frequency (V _{DDINT} ≥ 1.14 V)	133	MHz
$\mathbf{f}_{\scriptscriptstyleSCLK}$	CLKOUT/SCLK Frequency (V _{DDINT} < 1.14 V)	100	MHz

 $^{^{1}}$ t_{SCLK} (= 1/f_{SCLK}) must be greater than or equal to t_{CCLK}.

² External Voltage regulation is required on automotive grade models (see Ordering Guide on Page 64) to ensure correct operation.

³ Not applicable to nonautomotive grade models. See Ordering Guide on Page 64.

⁴Not applicable to automotive grade models in PBGA package. See Ordering Guide on Page 64.

 $^{^2\,\}mathrm{External}$ voltage regulator required to ensure proper operation at 600 MHz 1.35 V nominal.

Clock and Reset Timing

Table 16 and Figure 8 describe clock and reset operations. Per Absolute Maximum Ratings on Page 21, combinations of CLKIN and clock multipliers must not result in core/system clocks exceeding the maximum limits allowed for the processor, including system clock restrictions related to supply voltage.

Table 16. Clock and Reset Timing

Parame	eter	Min	Max	Unit
Timing Requirements				
\mathbf{t}_{CKIN}	CLKIN (to PLL) Period ^{1,2,3}	25.0	100.0	ns
t_{CKINL}	CLKIN Low Pulse	10.0		ns
t_{CKINH}	CLKIN High Pulse	10.0		ns
\mathbf{t}_{WRST}	RESET Asserted Pulse Width Low ⁴	$11 \times t_{\text{CKIN}}$		ns

¹ If DF bit in PLL_CTL register is set t_{CIKIN} is divided by two before going to PLL, then the t_{CIKIN} maximum period is 50 ns and the t_{CIKIN} minimum period is 12.5 ns.

⁴ Applies after power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2,000 CLKIN cycles, while RESET is asserted, assuming stable power supplies and CLKIN (not including startup time of external clock oscillator).




Figure 8. Clock and Reset Timing

 $^{^{\}rm 2}$ Applies to PLL bypass mode and PLL nonbypass mode.

³ Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed f_{VCO}, f_{CCLK}, and f_{SCLK} settings discussed in Table 11 on Page 22 through Table 15 on Page 22.

Asynchronous Memory Read Cycle Timing

Table 17. Asynchronous Memory Read Cycle Timing

Parameter		Min	Max	Unit
Timing Requi	rements			
\mathbf{t}_{SDAT}	DATA31-0 Setup Before CLKOUT	2.1		ns
\mathbf{t}_{HDAT}	DATA31 – 0 Hold After CLKOUT	0.8		ns
t _{SARDY}	ARDY Setup Before CLKOUT	4.0		ns
t _{hardy}	ARDY Hold After CLKOUT	0.0		ns
Switching Ch	aracteristics			
$\mathbf{t}_{ extsf{DO}}$	Output Delay After CLKOUT ¹		6.0	ns
\mathbf{t}_{HO}	Output Hold After CLKOUT ¹	0.8		ns

 $^{^{1}}$ Output pins include $\overline{AMS3-0}$, $\overline{ABE3-0}$, ADDR25-2, \overline{AOE} , \overline{ARE} .




Figure 9. Asynchronous Memory Read Cycle Timing

Asynchronous Memory Write Cycle Timing

Table 18. Asynchronous Memory Write Cycle Timing

Parame	ter	Min	Max	Unit
Timing Requirements				
$t_{\scriptscriptstyle SARDY}$	ARDY Setup Before CLKOUT	4.0		ns
\mathbf{t}_{HARDY}	ARDY Hold After CLKOUT	0.0		ns
Switchin	g Characteristics			
\mathbf{t}_{DDAT}	DATA31 – 0 Disable After CLKOUT		6.0	ns
t _{endat}	DATA31 – 0 Enable After CLKOUT	1.0		ns
\mathbf{t}_{DO}	Output Delay After CLKOUT ¹		6.0	ns
\mathbf{t}_{HO}	Output Hold After CLKOUT ¹	0.8		ns

 $^{^{1}}Output\ pins\ include\ \overline{AMS3-0},\ \overline{ABE3-0},\ ADDR25-2,\ DATA31-0,\ \overline{AOE},\ \overline{AWE}.$




Figure 10. Asynchronous Memory Write Cycle Timing


SDRAM Interface Timing

Table 19. SDRAM Interface Timing

Param	eter	Min	Max	Unit
Timing	Requirements			
\mathbf{t}_{SSDAT}	DATA Setup Before CLKOUT	1.5		ns
\mathbf{t}_{HSDAT}	DATA Hold After CLKOUT	0.8		ns
Switchi	ng Characteristics			
\mathbf{t}_{SCLK}	CLKOUT Period ¹	7.5		ns
$\mathbf{t}_{\text{SCLKH}}$	CLKOUT Width High	2.5		ns
$\mathbf{t}_{\scriptscriptstyle{SCLKL}}$	CLKOUT Width Low	2.5		ns
\mathbf{t}_{DCAD}	Command, ADDR, Data Delay After CLKOUT ²		4.0	ns
$t_{\scriptscriptstyle HCAD}$	Command, ADDR, Data Hold After CLKOUT ²	0.8		ns
$\mathbf{t}_{ extsf{DSDAT}}$	Data Disable After CLKOUT		4.0	ns
$\mathbf{t}_{\text{ensdat}}$	Data Enable After CLKOUT	1.0		ns

 $^{^{1}\,\}text{Refer}$ to Table 15 on Page 22 for maximum $f_{\text{\tiny SCLK}}$ at various $V_{\text{\tiny DDINT}}.$

²Command pins include: SRAS, SCAS, SWE, SDQM, SMS3-0, SA10, SCKE.



NOTE: COMMAND = \overline{SRAS} , \overline{SCAS} , \overline{SWE} , SDQM, \overline{SMS} , SA10, SCKE.

Figure 11. SDRAM Interface Timing

External Port Bus Request and Grant Cycle Timing

Table 20 and Figure 12 describe external port bus request and bus grant operations.

Table 20. External Port Bus Request and Grant Cycle Timing

Para	ameter ^{1, 2}	Min	Max	Unit
Timi	ing Requirements			
$\mathbf{t}_{\scriptscriptstyle{\mathrm{BS}}}$	BR Asserted to CLKOUT High Setup	4.6		ns
t_{\scriptscriptstyleBH}	CLKOUT High to BR Deasserted Hold Time	0.0		ns
Swit	ching Characteristics			
$\mathbf{t}_{\scriptscriptstyle{SD}}$	CLKOUT Low to AMSx, Address and ARE/AWE Disable		4.5	ns
$\mathbf{t}_{\scriptscriptstyle{SE}}$	CLKOUT Low to AMSx, Address and ARE/AWE Enable		4.5	ns
$\mathbf{t}_{\mathtt{DBG}}$	CLKOUT High to BG Asserted Setup		3.6	ns
\mathbf{t}_{EBG}	CLKOUT High to BG Deasserted Hold Time		3.6	ns
\mathbf{t}_{DBH}	CLKOUT High to BGH Asserted Setup		3.6	ns
\mathbf{t}_{EBH}	CLKOUT High to $\overline{\text{BGH}}$ Deasserted Hold Time		3.6	ns

 $^{^{\}rm 1}{\rm These}$ are preliminary timing parameters that are based on worst-case operating conditions.

² The pad loads for these timing parameters are 20 pF.




Figure 12. External Port Bus Request and Grant Cycle Timing

Parallel Peripheral Interface Timing

Table 21, and Figure 13 through Figure 16 on Page 30, describe default Parallel Peripheral Interface operations.

If bit 4 of the PLL_CTL register is set, then Figure 17 on Page 30 and Figure 18 on Page 31 apply.

Table 21. Parallel Peripheral Interface Timing

Param	eter	Min	Max	Unit
Timing	Requirements			
$\mathbf{t}_{\text{PCLKW}}$	PPIxCLK Width ¹	5.0		ns
\mathbf{t}_{PCLK}	PPIxCLK Period ¹	13.3		ns
$\mathbf{t}_{\text{SFSPE}}$	External Frame Sync Setup Before PPIxCLK	4.0		ns
$\mathbf{t}_{\text{HFSPE}}$	External Frame Sync Hold After PPIxCLK	1.0		ns
$\mathbf{t}_{\text{SDRPE}}$	Receive Data Setup Before PPIxCLK	3.5		ns
$\mathbf{t}_{\text{HDRPE}}$	Receive Data Hold After PPIxCLK	2.0		ns
Switch	ing Characteristics			
$\mathbf{t}_{\text{DFSPE}}$	Internal Frame Sync Delay After PPIxCLK		8.0	ns
$\mathbf{t}_{\text{HOFSPE}}$	Internal Frame Sync Hold After PPIxCLK	1.7		ns
$\mathbf{t}_{\text{DDTPE}}$	Transmit Data Delay After PPIxCLK		8.0	ns
$\mathbf{t}_{\text{HDTPE}}$	Transmit Data Hold After PPIxCLK	2.0		ns

 $^{^1}$ For PPI modes that use an internally generated frame sync, the PPIxCLK frequency cannot exceed $f_{_{SCLK}}/2$. For modes with no frame syncs or external frame syncs, PPIxCLK cannot exceed 75 MHz and $f_{_{SCLK}}$ should be equal to or greater than PPIxCLK.




Figure 13. PPI GP Rx Mode with Internal Frame Sync Timing (Default)




Figure 14. PPI GP Rx Mode with External Frame Sync Timing (Default)




Figure 15. PPI GP Tx Mode with Internal Frame Sync Timing (Default)




Figure 16. PPI GP Tx Mode with External Frame Sync Timing (Default)




Figure 17. PPI GP Rx Mode with External Frame Sync Timing (Bit 4 of PLL_CTL Set)




Figure 18. PPI GP Tx Mode with External Frame Sync Timing (Bit 4 of PLL_CTL Set)

Serial Ports

Table 22 through Table 25 on Page 34 and Figure 19 on Page 33 through Figure 20 on Page 34 describe Serial Port operations.

Table 22. Serial Ports—External Clock

Para	meter	Min	Max	Unit
Timin	g Requirements			
\mathbf{t}_{SFSE}	TFSx/RFSx Setup Before TSCLKx/RSCLKx ¹	3.0		ns
\mathbf{t}_{HFSE}	TFSx/RFSx Hold After TSCLKx/RSCLKx ¹	3.0		ns
\mathbf{t}_{SDRE}	Receive Data Setup Before RSCLKx ¹	3.0		ns
\mathbf{t}_{HDRE}	Receive Data Hold After RSCLKx ¹	3.0		ns
$\mathbf{t}_{\text{SCLKW}}$	TSCLKx/RSCLKx Width	4.5		ns
$\mathbf{t}_{\scriptscriptstyle{SCLK}}$	TSCLKx/RSCLKx Period	15.0		ns
Switc	hing Characteristics			
\mathbf{t}_{DFSE}	TFSx/RFSx Delay After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) ²		10.0	ns
$\mathbf{t}_{\text{HOFSE}}$	TFSx/RFSx Hold After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) ²	0.0		ns
\mathbf{t}_{DDTE}	Transmit Data Delay After TSCLKx ²		10.0	ns
\mathbf{t}_{HDTE}	Transmit Data Hold After TSCLKx ²	0.0		ns

¹ Referenced to sample edge.


Table 23. Serial Ports—Internal Clock

Parar	meter	Min	Max	Unit
Timin	g Requirements			
\mathbf{t}_{SFSI}	TFSx/RFSx Setup Before TSCLKx/RSCLKx ¹	8.0		ns
\mathbf{t}_{HFSI}	TFSx/RFSx Hold After TSCLKx/RSCLKx ¹	-2.0		ns
\mathbf{t}_{SDRI}	Receive Data Setup Before RSCLKx ¹	6.0		ns
\mathbf{t}_{HDRI}	Receive Data Hold After RSCLKx ¹	0.0		ns
$\mathbf{t}_{\text{SCLKW}}$	TSCLKx/RSCLKx Width	4.5		ns
$\mathbf{t}_{\scriptscriptstyle{SCLK}}$	TSCLKx/RSCLKx Period	15.0		ns
Switch	hing Characteristics			
\mathbf{t}_{DFSI}	TFSx/RFSx Delay After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) ²		3.0	ns
t _{HOFSI}	TFSx/RFSx Hold After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) ²	-1.0		ns
$\mathbf{t}_{ exttt{DDTI}}$	Transmit Data Delay After TSCLKx ²		3.0	ns
\mathbf{t}_{HDTI}	Transmit Data Hold After TSCLKx ²	-2.0		ns
$\mathbf{t}_{\text{SCLKIW}}$	TSCLKx/RSCLKx Width	4.5		ns


¹ Referenced to sample edge.

² Referenced to drive edge.

² Referenced to drive edge.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RSCLKX OR TSCLKX CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RSCLKX OR TSCLKX CAN BE USED AS THE ACTIVE SAMPLING EDGE.

Figure 19. Serial Ports

Table 24. Serial Ports—Enable and Three-State

Paran	neter	Min	Max	Unit
Switch	ning Characteristics			
$\mathbf{t}_{\text{DTENE}}$	Data Enable Delay from External TSCLKx1	0		ns
$\mathbf{t}_{\text{DDTTE}}$	Data Disable Delay from External TSCLKx ¹		10.0	ns
$\mathbf{t}_{\text{DTENI}}$	Data Enable Delay from Internal TSCLKx1	-2.0		ns
$\mathbf{t}_{\text{DDTTI}}$	Data Disable Delay from Internal TSCLKx1		3.0	ns


¹ Referenced to drive edge.

Table 25. External Late Frame Sync

Parameter	Min	Max	Unit
Switching Characteristics			
t_{DDTLFSE} Data Delay from Late External TFSx or External RFSx with MCE = 1, MFD = $0^{1,2}$		10.0	ns
$t_{DTENLES}$ Data Enable from Late FS or MCE = 1, MFD = $0^{1,2}$	0		ns

 $^{^{1}\,\}text{MCE} = 1\text{, TFSx}$ enable and TFSx valid follow $t_{\text{\tiny DTENLFS}}$ and $t_{\text{\tiny DDTLESE}}\text{.}$

EXTERNAL RFS WITH MCE = 1, MFD = 0



LATE EXTERNAL TFS




Figure 20. External Late Frame Sync

 $^{^{2} \}text{If external RFSx/TFSx setup to RSCLKx/TSCLKx} > t_{\text{\tiny SCLKE}}/2, \text{ then } t_{\text{\tiny DDTTE/t}} \text{ and } t_{\text{\tiny DTENE/t}} \text{ apply; otherwise } t_{\text{\tiny DDTLESE}} \text{ and } t_{\text{\tiny DTENLES}} \text{ apply.}$

Serial Peripheral Interface (SPI) Port— Master Timing

Table 26 and Figure 21 describe SPI port master operations.

Table 26. Serial Peripheral Interface (SPI) Port—Master Timing

Parame	ter	Min	Max	Unit
Timing Requirements				
$t_{\scriptscriptstyleSSPIDM}$	Data Input Valid to SCK Edge (Data Input Setup)	7.5		ns
\mathbf{t}_{HSPIDM}	SCK Sampling Edge to Data Input Invalid	-1.5		ns
Switchin	g Characteristics			
$\mathbf{t}_{\text{SDSCIM}}$	SPISELx Low to First SCK Edge	2t _{SCLK} - 1.5		ns
$\mathbf{t}_{\text{SPICHM}}$	Serial Clock High Period	$2t_{SCLK}-0.5$		ns
t _{spiclm}	Serial Clock Low Period	2t _{scl.K} – 1.5		ns
t _{spiclk}	Serial Clock Period	4t _{scl.K} – 1.5		ns
\mathbf{t}_{HDSM}	Last SCK Edge to SPISELx High	2t _{SCLK} - 1.5		ns
$t_{\scriptscriptstyleSPITDM}$	Sequential Transfer Delay	2t _{scl.K} – 1.5		ns
$\mathbf{t}_{\text{DDSPIDM}}$	SCK Edge to Data Out Valid (Data Out Delay)	0	6	ns
$\mathbf{t}_{\text{HDSPIDM}}$	SCK Edge to Data Out Invalid (Data Out Hold)	-1.0	+4.0	ns




Figure 21. Serial Peripheral Interface (SPI) Port—Master Timing

Serial Peripheral Interface (SPI) Port— Slave Timing

Table 27 and Figure 22 describe SPI port slave operations.

Table 27. Serial Peripheral Interface (SPI) Port—Slave Timing

Param	eter	Min	Max	Unit
Timing	Requirements			
$\mathbf{t}_{\text{SPICHS}}$	Serial Clock High Period	2t _{SCLK} - 1.5		ns
$\mathbf{t}_{\text{SPICLS}}$	Serial Clock Low Period	2t _{SCLK} - 1.5		ns
$\mathbf{t}_{\text{SPICLK}}$	Serial Clock Period	4t _{sclk} - 1.5		ns
\mathbf{t}_{HDS}	Last SCK Edge to SPISS Not Asserted	2t _{SCLK} - 1.5		ns
$\mathbf{t}_{\text{SPITDS}}$	Sequential Transfer Delay	2t _{SCLK} - 1.5		ns
$\mathbf{t}_{\text{SDSCI}}$	SPISS Assertion to First SCK Edge	2t _{SCLK} - 1.5		ns
$\mathbf{t}_{\text{SSPID}}$	Data Input Valid to SCK Edge (Data Input Setup)	1.6		ns
\mathbf{t}_{HSPID}	SCK Sampling Edge to Data Input Invalid	1.6		ns
Switch	ing Characteristics			
\mathbf{t}_{DSOE}	SPISS Assertion to Data Out Active	0	8	ns
$\mathbf{t}_{\text{DSDHI}}$	SPISS Deassertion to Data High Impedance	0	8	ns
$\mathbf{t}_{\text{DDSPID}}$	SCK Edge to Data Out Valid (Data Out Delay)	О	10	ns
$\mathbf{t}_{\text{HDSPID}}$	SCK Edge to Data Out Invalid (Data Out Hold)	0	10	ns




Figure 22. Serial Peripheral Interface (SPI) Port—Slave Timing

Universal Asynchronous Receiver Transmitter (UART) Port—Receive and Transmit Timing

Figure 23 describes UART port receive and transmit operations. The maximum baud rate is SCLK/16. As shown in Figure 23, there is some latency between the generation internal UART interrupts and the external data operations. These latencies are negligible at the data transmission rates for the UART.




Figure 23. UART Port—Receive and Transmit Timing

Programmable Flags Cycle Timing

Table 28 and Figure 24 describe programmable flag operations.

Table 28. Programmable Flags Cycle Timing

Param	eter	Min	Max	Unit
Timing	Requirement			
\mathbf{t}_{WFI}	Flag Input Pulse Width	$t_{SCLK} + 1$		ns
Switchi	ng Characteristic			
t _{DFO}	Flag Output Delay from CLKOUT Low		6	ns




Figure 24. Programmable Flags Cycle Timing

Timer Cycle Timing

Table 29 and Figure 25 describe timer expired operations. The input signal is asynchronous in width capture mode and external clock mode and has an absolute maximum input frequency of $f_{SCLK}/2$ MHz.

Table 29. Timer Cycle Timing

Parameter	Min	Max	Unit
Timing Characteristics			
t _{wL} Timer Pulse Width Input Low ¹ (Measured in SCLK Cycles)	1		SCLK
t _{wh} Timer Pulse Width Input High ¹ (Measured in SCLK Cycles)	1		SCLK
Switching Characteristic			
t _{HTO} Timer Pulse Width Output ² (Measured in SCLK Cycles)	1	(2 ³² –1)	SCLK

¹The minimum pulse widths apply for TMRx input pins in width capture and external clock modes. They also apply to the PF1 or PPIxCLK input pins in PWM output mode.

 $^{^2}$ The minimum time for $t_{\mbox{\tiny HTO}}$ is one cycle, and the maximum time for $t_{\mbox{\tiny HTO}}$ equals (2 $^{32}-1$) cycles.




Figure 25. Timer PWM_OUT Cycle Timing

JTAG Test and Emulation Port Timing

Table 30 and Figure 26 describe JTAG port operations.

Table 30. JTAG Port Timing

Param	neter	Min	Max	Unit
Timing	g Parameters			
$\mathbf{t}_{\scriptscriptstyleTCK}$	TCK Period	20		ns
\mathbf{t}_{STAP}	TDI, TMS Setup Before TCK High	4		ns
\mathbf{t}_{HTAP}	TDI, TMS Hold After TCK High	4		ns
$\mathbf{t}_{\scriptscriptstyle{SSYS}}$	System Inputs Setup Before TCK High ¹	4		ns
\mathbf{t}_{HSYS}	System Inputs Hold After TCK High ¹	5		ns
\mathbf{t}_{TRSTW}	TRST Pulse Width ² (Measured in TCK Cycles)	4		тск
Switch	ing Characteristics			
\mathbf{t}_{DTDO}	TDO Delay from TCK Low		10	ns
$\mathbf{t}_{ extsf{DSYS}}$	System Outputs Delay After TCK Low ³	0	12	ns

 $^{^{1}} System\ Inputs = DATA31-0,\ ARDY,\ PF47-0,\ PPI0CLK,\ PPI1CLK,\ RSCLK0-1,\ RFS0-1,\ DR0PRI,\ DR0SEC,\ TSCLK0-1,\ TFS0-1,\ DR1PRI,\ DR1SEC,\ MOSI,\ MISO,\ SCK,\ RX,\ \overline{RESET},\ NMI0,\ NMI1,\ BMODE1-0,\ \overline{BR},\ and\ PPIxD7-0.$

³ System Outputs = DATA31-0, ADDR25-2, ABE3-0, AOE, ARE, AWE, AMS3-0, SRAS, SCAS, SWE, SCKE, CLKOUT, SA10, SMS3-0, PF47-0, RSCLK0-1, RFS0-1, TSCLK0-1, TFS0-1, DT0PRI, DT0SEC, DT1PRI, DT1SEC, MOSI, MISO, SCK, TX, BG, BGH, and PPIxD7-0.




Figure 26. JTAG Port Timing

² 50 MHz maximum

OUTPUT DRIVE CURRENTS

Figure 27 through Figure 34 on Page 42 show typical current voltage characteristics for the output drivers of the ADSP-BF561 processor. The curves represent the current drive capability of the output drivers as a function of output voltage. Refer to Table 8 on Page 17 to identify the driver type for a pin.




Figure 27. Drive Current A (Low V_{DDEXT})




Figure 28. Drive Current A (High V_{DDEXT})




Figure 29. Drive Current B (Low V_{DDEXT})




Figure 30. Drive Current B (High V_{DDEXT})




Figure 31. Drive Current C (Low V_{DDEXT})




Figure 32. Drive Current C (High V_{DDEXT})




Figure 33. Drive Current D (Low V_{DDEXT})




Figure 34. Drive Current D (High V_{DDEXT})

POWER DISSIPATION

Many operating conditions can affect power dissipation. System designers should refer to *Estimating Power for ADSP-BF561 Blackfin Processors (EE-293)* on the Analog Devices website (www.analog.com)—use site search on "EE-293." This document provides detailed information for optimizing your design for lowest power.

See the ADSP-BF561 Blackfin Processor Hardware Reference Manual for definitions of the various operating modes and for instructions on how to minimize system power.

TEST CONDITIONS

All timing parameters appearing in this data sheet were measured under the conditions described in this section. Figure 35 shows the measurement point for ac measurements (except output enable/disable). The measurement point V_{MEAS} is 1.5 V for V_{DDEXT} (nominal) = 2.5 V/3.3 V.



Figure 35. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Enable Time Measurement

Output pins are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving.

The output enable time t_{ENA} is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown on the right side of Figure 36 on Page 43.

The time $t_{\text{ENA_MEASURED}}$ is the interval, from when the reference signal switches, to when the output voltage reaches $V_{\text{TRIP}}(\text{high})$ or $V_{\text{TRIP}}(\text{low})$. $V_{\text{TRIP}}(\text{high})$ is 2.0 V and $V_{\text{TRIP}}(\text{low})$ is 1.0 V for V_{DDEXT} (nominal) = 2.5 V/3.3 V. Time t_{TRIP} is the interval from when the output starts driving to when the output reaches the $V_{\text{TRIP}}(\text{high})$ or $V_{\text{TRIP}}(\text{low})$ trip voltage.

Time t_{ENA} is calculated as shown in the equation:

$$t_{ENA} = t_{ENA_MEASURED} - t_{TRIP}$$

If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Output Disable Time Measurement

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The output disable time t_{DIS} is the difference between $t_{\text{DIS}_MEASURED}$ and t_{DECAY} as shown on the left side of Figure 36 on Page 43.

$$t_{DIS} = t_{DIS\ MEASURED} - t_{DECAY}$$

The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load $C_{\scriptscriptstyle L}$ and the load current $I_{\scriptscriptstyle L}$. This decay time can be approximated by the equation:

$$t_{DECAY} = (C_L \Delta V) / I_L$$

The time t_{DECAY} is calculated with test loads C_L and I_L , and with ΔV equal to 0.5 V for V_{DDEXT} (nominal) = 2.5 V/3.3 V.

The time $t_{DIS_MEASURED}$ is the interval from when the reference signal switches, to when the output voltage decays ΔV from the measured output high or output low voltage.

Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate $t_{\mbox{\tiny DECAY}}$ using the equation given above. Choose ΔV to be the difference between the ADSP-BF561 processor's output voltage and the input threshold for the device requiring the hold time. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current (per data line). The hold time will be $t_{\mbox{\tiny DECAY}}$ plus the various output disable times as specified in the Timing Specifications on Page 22 (for example $t_{\mbox{\tiny DSDAT}}$ for an SDRAM write cycle as shown in SDRAM Interface Timing on Page 26).




Figure 36. Output Enable/Disable

Capacitive Loading

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see Figure 37). V_{LOAD} is 1.5 V for V_{DDEXT} (nominal) = 2.5 V/3.3 V. Figure 38 through Figure 45 on Page 44 show how output rise time varies with capacitance. The delay and hold specifications given should be derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.




Figure 37. Equivalent Device Loading for AC Measurements (Includes All Fixtures)




Figure 38. Typical Rise and Fall Times (10% to 90%) versus Load Capacitance for Driver A at V_{DDET} (min)




Figure 39. Typical Rise and Fall Times (10% to 90%) versus Load Capacitance for Driver A at V_{DDFT} (max)




Figure 40. Typical Rise and Fall Times (10% to 90%) versus Load Capacitance for Driver B at V_{DDET} (min)




Figure 41. Typical Rise and Fall Times (10% to 90%) versus Load Capacitance for Driver B at V_{DDCT} (max)




Figure 42. Typical Rise and Fall Times (10% to 90%) versus Load Capacitance for Driver C at V_{DDGT} (min)




Figure 43. Typical Rise and Fall Times (10% to 90%) versus Load Capacitance for Driver C at V_{DDET} (max)




Figure 44. Typical Rise and Fall Times (10% to 90%) versus Load Capacitance for Driver D at $V_{\tiny DDENT}$ (min)




Figure 45. Typical Rise and Fall Times (10% to 90%) versus Load Capacitance for Driver D at V_{DDFT} (max)

ENVIRONMENTAL CONDITIONS

To determine the junction temperature on the application printed circuit board use:

$$T_I = T_{CASE} + (\Psi_{IT} \times P_D)$$

where:

 T_I = junction temperature (°C).

 T_{CASE} = case temperature (°C) measured by customer at top center of package.

 Ψ_{IT} = from Table 31 on Page 45 through Table 33 on Page 45.

 P_D = power dissipation (see Power Dissipation on Page 42 for the method to calculate P_D).

Values of θ_{JA} are provided for package comparison and printed circuit board design considerations. θ_{JA} can be used for a first order approximation of T_I by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

 T_A = ambient temperature (°C).

In Table 31 through Table 33, airflow measurements comply with JEDEC standards JESD51–2 and JESD51–6, and the junction-to-board measurement complies with JESD51–8. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

Thermal resistance θ_{JA} in Table 31 through Table 33 is the figure of merit relating to performance of the package and board in a convective environment. θ_{JMA} represents the thermal resistance under two conditions of airflow. θ_{JB} represents the heat extracted from the periphery of the board. Ψ_{JT} represents the correlation between T_J and T_{CASE} . Values of θ_{JB} are provided for package comparison and printed circuit board design considerations.

Table 31. Thermal Characteristics for BC-256-4 (17 mm \times 17 mm) Package

Parameter	Condition	Typical	Unit
θ_{JA}	0 Linear m/s Airflow	18.1	°C/W
$\theta_{\sf JMA}$	1 Linear m/s Airflow	15.9	°C/W
$\theta_{\sf JMA}$	2 Linear m/s Airflow	15.1	°C/W
θ_{JC}	Not Applicable	3.72	°C/W
$\Psi_{\scriptscriptstyle JT}$	0 Linear m/s Airflow	0.11	°C/W
$\Psi_{\scriptscriptstyle JT}$	1 Linear m/s Airflow	0.18	°C/W
Ψ_{π}	2 Linear m/s Airflow	0.18	°C/W

Table 32. Thermal Characteristics for BC-256-1 (12 mm \times 12 mm) Package

Parameter	Condition	Typical	Unit
θ_{JA}	0 Linear m/s Airflow	25.6	°C/W
Θ_{JMA}	1 Linear m/s Airflow	22.4	°C/W
Θ_{JMA}	2 Linear m/s Airflow	21.6	°C/W
$\theta_{ extsf{JB}}$	Not Applicable	18.9	°C/W
$ heta_{ extsf{JC}}$	Not Applicable	4.85	°C/W
$\Psi_{\scriptscriptstyle JT}$	0 Linear m/s Airflow	0.15	°C/W
$\Psi_{\scriptscriptstyle JT}$	1 Linear m/s Airflow	n/a	°C/W
$\Psi_{\scriptscriptstyle JT}$	2 Linear m/s Airflow	n/a	°C/W

Table 33. Thermal Characteristics for B-297 Package

Parameter	Condition	Typical	Unit
θ_{JA}	0 Linear m/s Airflow	20.6	°C/W
$\theta_{\sf JMA}$	1 Linear m/s Airflow	17.8	°C/W
$\theta_{\sf JMA}$	2 Linear m/s Airflow	17.4	°C/W
$\theta_{ exttt{JB}}$	Not Applicable	16.3	°C/W
$ heta_{ extsf{JC}}$	Not Applicable	7.15	°C/W
Ψ_{π}	0 Linear m/s Airflow	0.37	°C/W
Ψ_{π}	1 Linear m/s Airflow	n/a	°C/W
$\Psi_{\rm JT}$	2 Linear m/s Airflow	n/a	°C/W

256-BALL CSP_BGA (17 mm imes 17 mm) BALL ASSIGNMENT

Table 34 lists the 256-Ball CSP_BGA (17 mm \times 17 mm) ball assignment by ball number. Table 35 on Page 48 lists the ball assignment alphabetically by signal.

Table 34. 256-Ball CSP_BGA (17 mm × 17 mm) Ball Assignment (Numerically by Ball Number)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A1	VDDEXT	C9	SMS3	F1	CLKIN	H9	GND	L1	PPI0D3
A2	ADDR22	C10	SWE	F2	PPI0D10	H10	GND	L2	PPI0D2
A3	ADDR18	C11	SA10	F3	RESET	H11	GND	L3	PPI0D1
A4	ADDR14	C12	ABE0	F4	BYPASS	H12	GND	L4	PPI0D0
A5	ADDR11	C13	ADDR07	F5	VDDEXT	H13	GND	L5	VDDEXT
A6	AMS3	C14	ADDR04	F6	VDDEXT	H14	DATA21	L6	VDDEXT
A7	AMS0	C15	DATA0	F7	VDDEXT	H15	DATA19	L7	VDDEXT
A8	ARDY	C16	DATA05	F8	GND	H16	DATA23	L8	VDDEXT
A9	SMS2	D1	PPI0D15	F9	GND	J1	VROUT1	L9	GND
A10	SCLK0	D2	PPI0SYNC3	F10	VDDEXT	J2	PPI0D8	L10	VDDEXT
A11	SCLK1	D3	PPI0SYNC2	F11	VDDEXT	J3	PPI0D7	L11	VDDEXT
A12	ABE2	D4	ADDR21	F12	VDDEXT	J4	PPI0D9	L12	VDDEXT
A13	ABE3	D5	ADDR15	F13	DATA11	J5	GND	L13	NC
A14	ADDR06	D6	ADDR09	F14	DATA08	J6	GND	L14	DT0PRI
A15	ADDR03	D7	AWE	F15	DATA10	J7	GND	L15	DATA31
A16	VDDEXT	D8	SMS0	F16	DATA16	J8	GND	L16	DATA28
B1	ADDR24	D9	SRAS	G1	XTAL	J9	GND	M1	PPI1SYNC2
B2	ADDR23	D10	SCAS	G2	VDDEXT	J10	GND	M2	PPI1D15
В3	ADDR19	D11	BGH	G3	VDDEXT	J11	GND	M3	PPI1D14
B4	ADDR17	D12	ABE1	G4	GND	J12	VDDINT	M4	PPI1D9
B5	ADDR12	D13	DATA02	G5	GND	J13	VDDINT	M5	VDDINT
B6	ADDR10	D14	DATA01	G6	VDDEXT	J14	DATA20	M6	VDDINT
B7	AMS1	D15	DATA03	G7	GND	J15	DATA22	M7	GND
B8	AOE	D16	DATA07	G8	GND	J16	DATA24	M8	VDDINT
B9	SMS1	E1	PPI0D11	G9	GND	K1	PPI0D6	M9	GND
B10	SCKE	E2	PPI0D13	G10	GND	K2	PPI0D5	M10	VDDINT
B11	BR	E3	PPI0D12	G11	VDDEXT	K3	PPI0D4	M11	GND
B12	BG	E4	PPI0D14	G12	VDDEXT	K4	PPI1SYNC3	M12	VDDINT
B13	ADDR08	E5	PPI1CLK	G13	DATA17	K5	VDDEXT	M13	RSCLK0
B14	ADDR05	E6	VDDINT	G14	DATA14	K6	VDDEXT	M14	DR0PRI
B15	ADDR02	E7	GND	G15	DATA15	K7	GND	M15	TSCLK0
B16	DATA04	E8	VDDINT	G16	DATA18	K8	GND	M16	DATA29
C1	PPI0SYNC1	E9	GND	H1	VROUT0	К9	GND	N1	PPI1SYNC1
C2	ADDR25	E10	VDDINT	H2	GND	K10	GND	N2	PPI1D10
C3	PPI0CLK	E11	GND	H3	GND	K11	VDDEXT	N3	PPI1D7
C4	ADDR20	E12	VDDINT	H4	VDDINT	K12	GND	N4	PPI1D5
C5	ADDR16	E13	DATA06	H5	VDDINT	K13	GND	N5	PF0
C6	ADDR13	E14	DATA13	H6	GND	K14	DATA26	N6	PF04
C7	AMS2	E15	DATA09	H7	GND	K15	DATA25	N7	PF09
<u>C8</u>	ARE	E16	DATA12	H8	GND	K16	DATA27	N8	PF12

Table 34. 256-Ball CSP_BGA (17 mm \times 17 mm) Ball Assignment (Numerically by Ball Number) (Continued)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
N9	GND	P5	PF01	R1	PPI1D12	R13	RSCLK1	T9	TDO
N10	BMODE1	P6	PF06	R2	PPI1D11	R14	TSCLK1	T10	TDI
N11	BMODE0	P7	PF08	R3	PPI1D4	R15	NC	T11	EMU
N12	RX	P8	PF15	R4	PPI1D1	R16	TFS0	T12	MISO
N13	DR1SEC	P9	NMI1	R5	PF02	T1	VDDEXT	T13	TX
N14	DT1SEC	P10	TMS	R6	PF07	T2	NC	T14	DR1PRI
N15	RFS0	P11	NMI0	R7	PF11	T3	PPI1D3	T15	DT1PRI
N16	DATA30	P12	SCK	R8	PF14	T4	PPI1D2	T16	VDDEXT
P1	PPI1D13	P13	RFS1	R9	TCK	T5	PF03		
P2	PPI1D8	P14	TFS1	R10	TRST	T6	PF05		
P3	PPI1D6	P15	DROSEC	R11	SLEEP	T7	PF10		
P4	PPI1D0	P16	DT0SEC	R12	MOSI	T8	PF13		

Table 35. 256-Ball CSP_BGA (12 mm \times 12 mm) Ball Assignment (Alphabetically by Signal)

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.
ABE0	C12	BR	B11	DT0SEC	P16	GND	M9	PPI0D13	E2
ABE1	D12	BYPASS	F4	DT1PRI	T15	GND	M11	PPI0D14	E4
ABE2	A12	CLKIN	F1	DT1SEC	N14	GND	N9	PPI0D15	D1
ABE3	A13	DATA0	C15	EMU	T11	MISO	T12	PPI0SYNC1	C1
ADDR02	B15	DATA01	D14	GND	E7	MOSI	R12	PPI0SYNC2	D3
ADDR03	A15	DATA02	D13	GND	E9	NC	L13	PPI0SYNC3	D2
ADDR04	C14	DATA03	D15	GND	E11	NC	R15	PPI1CLK	E5
ADDR05	B14	DATA04	B16	GND	F8	NC	T2	PPI1D0	P4
ADDR06	A14	DATA05	C16	GND	F9	NMI0	P11	PPI1D1	R4
ADDR07	C13	DATA06	E13	GND	G4	NMI1	P9	PPI1D2	T4
ADDR08	B13	DATA07	D16	GND	G5	PF0	N5	PPI1D3	T3
ADDR09	D6	DATA08	F14	GND	G7	PF01	P5	PPI1D4	R3
ADDR10	B6	DATA09	E15	GND	G8	PF02	R5	PPI1D5	N4
ADDR11	A5	DATA10	F15	GND	G9	PF03	T5	PPI1D6	P3
ADDR12	B5	DATA11	F13	GND	G10	PF04	N6	PPI1D7	N3
ADDR13	C6	DATA12	E16	GND	H2	PF05	T6	PPI1D8	P2
ADDR14	A4	DATA13	E14	GND	H3	PF06	P6	PPI1D9	M4
ADDR15	D5	DATA14	G14	GND	H6	PF07	R6	PPI1D10	N2
ADDR16	C5	DATA15	G15	GND	H7	PF08	P7	PPI1D11	R2
ADDR17	B4	DATA16	F16	GND	H8	PF09	N7	PPI1D12	R1
ADDR18	A3	DATA17	G13	GND	H9	PF10	T7	PPI1D13	P1
ADDR19	B3	DATA18	G16	GND	H10	PF11	R7	PPI1D14	M3
ADDR20	C4	DATA19	H15	GND	H11	PF12	N8	PPI1D15	M2
ADDR21	D4	DATA20	J14	GND	H12	PF13	T8	PPI1SYNC1	N1
ADDR22	A2	DATA21	H14	GND	H13	PF14	R8	PPI1SYNC2	M1
ADDR23	B2	DATA22	J15	GND	J5	PF15	P8	PPI1SYNC3	K4
ADDR24	B1	DATA23	H16	GND	J6	PPI0CLK	C3	RESET	F3
ADDR25	C2	DATA24	J16	GND	J7	PPI0D0	L4	RFS0	N15
AMS0	A7	DATA25	K15	GND	J8	PPI0D1	L3	RFS1	P13
AMS1	B7	DATA26	K14	GND	J9	PPI0D2	L2	RSCLK0	M13
AMS2	C7	DATA27	K16	GND	J10	PPI0D3	L1	RSCLK1	R13
AMS3	A6	DATA28	L16	GND	J11	PPI0D4	K3	RX	N12
AOE	B8	DATA29	M16	GND	K7	PPI0D5	K2	SA10	C11
ARDY	A8	DATA30	N16	GND	K8	PPI0D6	K1	SCAS	D10
ARE	C8	DATA31	L15	GND	K9	PPI0D7	J3	SCK	P12
AWE	D7	DROPRI	M14	GND	K10	PPI0D8	J2	SCKE	B10
BG	B12	DROSEC	P15	GND	K12	PPI0D9	J4	SCLK0	A10
BGH	D11	DR1PRI	T14	GND	K13	PPI0D10	F2	SCLK1	A11
BMODE0	N11	DR1SEC	N13	GND	L9	PPI0D11	E1	SLEEP	R11
BMODE1	N10	DT0PRI	L14	GND	M7	PPI0D12	E3	SMS0	D8

Table 35. 256-Ball CSP_BGA (12 mm \times 12 mm) Ball Assignment (Alphabetically by Signal) (Continued)

Signal	Ball No.								
SMS1	B9	TSCLK0	M15	VDDEXT	G3	VDDEXT	L11	VDDINT	M5
SMS2	A9	TSCLK1	R14	VDDEXT	G6	VDDEXT	L12	VDDINT	M6
SMS3	C9	TX	T13	VDDEXT	G11	VDDEXT	T1	VDDINT	M8
SRAS	D9	VDDEXT	A1	VDDEXT	G12	VDDEXT	T16	VDDINT	M10
SWE	C10	VDDEXT	A16	VDDEXT	K5	VDDINT	E6	VDDINT	M12
TCK	R9	VDDEXT	F5	VDDEXT	K6	VDDINT	E8	VROUT0	H1
TDI	T10	VDDEXT	F6	VDDEXT	K11	VDDINT	E10	VROUT1	J1
TDO	T9	VDDEXT	F7	VDDEXT	L5	VDDINT	E12	XTAL	G1
TFS0	R16	VDDEXT	F10	VDDEXT	L6	VDDINT	H4		
TFS1	P14	VDDEXT	F11	VDDEXT	L7	VDDINT	H5		
TMS	P10	VDDEXT	F12	VDDEXT	L8	VDDINT	J12		
TRST	R10	VDDEXT	G2	VDDEXT	L10	VDDINT	J13		

Figure 46 lists the top view of the 256-Ball CSP_BGA (17 mm \times 17 mm) ball configuration. Figure 47 lists the bottom view.




Figure 46. 256-Ball CSP_BGA Ball Configuration (Top View)




Figure 47. 256-Ball CSP_BGA Ball Configuration (Bottom View)

256-BALL CSP_BGA (12 mm imes 12 mm) BALL ASSIGNMENT

Table 36 lists the 256-Ball CSP_BGA (12 mm \times 12 mm) ball assignment by ball number. Table 37 on Page 53 lists the ball assignment alphabetically by signal.

Table 36. 256-Ball CSP_BGA (12 mm imes 12 mm) Ball Assignment (Numerically by Ball Number)

Ball N	o. Signal	Ball N	o. Signal	Ball No	o. Signal	Ball N	o. Signal	Ball N	o. Signal
A01	VDDEXT	C09	SMS2	F01	CLKIN	H09	GND	L01	PPI0D0
A02	ADDR24	C10	SRAS	F02	VDDEXT	H10	GND	L02	PPI1SYNC2
A03	ADDR20	C11	GND	F03	RESET	H11	VDDINT	L03	GND
A04	VDDEXT	C12	BGH	F04	PPI0D10	H12	DATA16	L04	PPI1SYNC3
A05	ADDR14	C13	GND	F05	ADDR21	H13	DATA18	L05	VDDEXT
A06	ADDR10	C14	ADDR07	F06	ADDR17	H14	DATA20	L06	PPI1D11
A07	AMS3	C15	DATA1	F07	VDDINT	H15	DATA17	L07	GND
A08	AWE	C16	DATA3	F08	GND	H16	DATA19	L08	VDDINT
A09	VDDEXT	D01	PPI0D13	F09	VDDINT	J01	VROUT0	L09	GND
A10	SMS3	D02	PPI0D15	F10	GND	J02	VROUT1	L10	VDDEXT
A11	SCLK0	D03	PPI0SYNC3	F11	ADDR08	J03	PPI0D2	L11	GND
A12	SCLK1	D04	ADDR23	F12	DATA10	J04	PPI0D3	L12	DR0PRI
A13	BG	D05	GND	F13	DATA8	J05	PPI0D1	L13	TFS0
A14	ABE2	D06	GND	F14	DATA12	J06	VDDEXT	L14	GND
A15	ABE3	D07	ADDR09	F15	DATA9	J07	GND	L15	DATA27
A16	VDDEXT	D08	GND	F16	DATA11	J08	VDDINT	L16	DATA29
B01	PPI1CLK	D09	ARDY	G01	XTAL	J09	VDDINT	M01	PPI1D15
B02	ADDR22	D10	SCAS	G02	GND	J10	VDDINT	M02	PPI1D13
B03	ADDR18	D11	SA10	G03	VDDEXT	J11	GND	M03	PPI1D9
B04	ADDR16	D12	VDDEXT	G04	BYPASS	J12	DATA30	M04	GND
B05	ADDR12	D13	ADDR02	G05	PPI0D14	J13	DATA22	M05	NC
B06	VDDEXT	D14	GND	G06	GND	J14	GND	M06	PF3
B07	AMS1	D15	DATA5	G07	GND	J15	DATA21	M07	PF7
B08	ARE	D16	DATA6	G08	GND	J16	DATA23	M08	VDDINT
B09	SMS1	E01	GND	G09	VDDINT	K01	PPI0D6	M09	GND
B10	SCKE	E02	PPI0D11	G10	ADDR05	K02	PPI0D4	M10	BMODE0
B11	VDDEXT	E03	PPI0D12	G11	ADDR03	K03	PPI0D8	M11	SCK
B12	BR	E04	PPI0SYNC1	G12	DATA15	K04	PPI1SYNC1	M12	DR1PRI
B13	ABE1	E05	ADDR15	G13	DATA14	K05	PPI1D14	M13	NC
B14	ADDR06	E06	ADDR13	G14	GND	K06	VDDEXT	M14	VDDEXT
B15	ADDR04	E07	AMS2	G15	DATA13	K07	GND	M15	DATA31
B16	DATA0	E08	VDDINT	G16	VDDEXT	K08	VDDINT	M16	DT0PRI
C01	PPI0SYNC2	E09	SMS0	H01	GND	K09	GND	N01	PPI1D12
C02	PPI0CLK	E10	SWE	H02	GND	K10	GND	N02	PPI1D10
C03	ADDR25	E11	ABE0	H03	PPI0D9	K11	VDDINT	N03	PPI1D3
C04	ADDR19	E12	DATA2	H04	PPI0D7	K12	DATA28	N04	PPI1D1
C05	GND	E13	GND	H05	PPI0D5	K13	DATA26	N05	PF1
C06	ADDR11	E14	DATA4	H06	VDDINT	K14	DATA24	N06	PF9
C07	AOE	E15	DATA7	H07	VDDINT	K15	DATA25	N07	GND
C08	AMS0	E16	VDDEXT	H08	GND	K16	VDDEXT	N08	PF13

Table 36. 256-Ball CSP_BGA (12 mm \times 12 mm) Ball Assignment (Numerically by Ball Number) (Continued)

Ball N	o. Signal	Ball N	o. Signal	Ball No	o. Signal	Ball N	o. Signal	Ball N	o. Signal
N09	TDO	P05	GND	R01	PPI1D7	R13	TX/PF26	T09	TCK
N10	BMODE1	P06	PF5	R02	PPI1D6	R14	TSCLK1	T10	TMS
N11	MOSI	P07	PF11	R03	PPI1D2	R15	DT1PRI	T11	SLEEP
N12	GND	P08	PF15	R04	PPI1D0	R16	RFS0	T12	VDDEXT
N13	RFS1	P09	GND	R05	PF4	T01	VDDEXT	T13	RX/PF27
N14	GND	P10	TRST	R06	PF8	T02	PPI1D4	T14	DR1SEC
N15	DT0SEC	P11	NMI0	R07	PF10	T03	VDDEXT	T15	DT1SEC
N16	TSCLK0	P12	GND	R08	PF14	T04	PF2	T16	VDDEXT
P01	PPI1D8	P13	RSCLK1	R09	NMI1	T05	PF6		
P02	GND	P14	TFS1	R10	TDI	T06	VDDEXT		
P03	PPI1D5	P15	RSCLK0	R11	EMU	T07	PF12		
P04	PF0	P16	DROSEC	R12	MISO	T08	VDDEXT		

Table 37. 256-Ball CSP_BGA (12 mm \times 12 mm) Ball Assignment (Alphabetically by Signal)

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.
ABE0	E11	BR	B12	DT0SEC	N15	GND	N14
ABE1	B13	BYPASS	G04	DT1PRI	R15	GND	P02
ABE2	A14	CLKIN	F01	DT1SEC	T15	GND	P05
ABE3	A15	DATA0	B16	EMU	R11	GND	P09
ADDR02	D13	DATA1	C15	GND	C05	GND	P12
ADDR03	G11	DATA2	E12	GND	C11	MISO	R12
ADDR04	B15	DATA3	C16	GND	C13	MOSI	N11
ADDR05	G10	DATA4	E14	GND	D05	NC	M05
ADDR06	B14	DATA5	D15	GND	D06	NC	M13
ADDR07	C14	DATA6	D16	GND	D08	NMI0	P11
ADDR08	F11	DATA7	E15	GND	D14	NMI1	R09
ADDR09	D07	DATA8	F13	GND	E01	PF0	P04
ADDR10	A06	DATA9	F15	GND	E13	PF1	N05
ADDR11	C06	DATA10	F12	GND	F08	PF2	T04
ADDR12	B05	DATA11	F16	GND	F10	PF3	M06
ADDR13	E06	DATA12	F14	GND	G02	PF4	R05
ADDR14	A05	DATA13	G15	GND	G06	PF5	P06
ADDR15	E05	DATA14	G13	GND	G07	PF6	T05
ADDR16	B04	DATA15	G12	GND	G08	PF7	M07
ADDR17	F06	DATA16	H12	GND	G14	PF8	R06
ADDR18	B03	DATA17	H15	GND	H01	PF9	N06
ADDR19	C04	DATA18	H13	GND	H02	PF10	R07
ADDR20	A03	DATA19	H16	GND	H08	PF11	P07
ADDR21	F05	DATA20	H14	GND	H09	PF12	T07
ADDR22	B02	DATA21	J15	GND	H10	PF13	N08
ADDR23	D04	DATA22	J13	GND	J07	PF14	R08
ADDR24	A02	DATA23	J16	GND	J11	PF15	P08
ADDR25	C03	DATA24	K14	GND	J14	PPI0CLK	C02
AMS0	C08	DATA25	K15	GND	K07	PPI0D0	L01
AMS1	B07	DATA26	K13	GND	K09	PPI0D1	J05
AMS2	E07	DATA27	L15	GND	K10	PPI0D2	J03
AMS3	A07	DATA28	K12	GND	L03	PPI0D3	J04
AOE	C07	DATA29	L16	GND	L07	PPI0D4	K02
ARDY	D09	DATA30	J12	GND	L09	PPI0D5	H05
ARE	B08	DATA31	M15	GND	L11	PPI0D6	K01
AWE	A08	DR0PRI	L12	GND	L14	PPI0D7	H04
BG	A13	DROSEC	P16	GND	M04	PPI0D8	K03
BGH	C12	DR1PRI	M12	GND	M09	PPI0D9	H03
BMODE0	M10	DR1SEC	T14	GND	N07	PPI0D10	F04
BMODE1	N10	DT0PRI	M16	GND	N12	PPI0D11	E02

Table 37. 256-Ball CSP_BGA (12 mm \times 12 mm) Ball Assignment (Alphabetically by Signal) (Continued)

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.
PPI0D12	E03	PPI1SYNC1	K04	TDO	N09	VDDEXT	M14
PPI0D13	D01	PPI1SYNC2	L02	TFS0	L13	VDDEXT	T01
PPI0D14	G05	PPI1SYNC3	L04	TFS1	P14	VDDEXT	T03
PPI0D15	D02	RESET	F03	TMS	T10	VDDEXT	T06
PPI0SYNC1	E04	RFS0	R16	TRST	P10	VDDEXT	T08
PPI0SYNC2	C01	RFS1	N13	TSCLK0	N16	VDDEXT	T12
PPI0SYNC3	D03	RSCLK0	P15	TSCLK1	R14	VDDEXT	T16
PPI1CLK	B01	RSCLK1	P13	TX/PF26	R13	VDDINT	E08
PPI1D0	R04	RX	T13	VDDEXT	A01	VDDINT	F07
PPI1D1	N04	SA10	D11	VDDEXT	A04	VDDINT	F09
PPI1D2	R03	SCAS	D10	VDDEXT	A09	VDDINT	G09
PPI1D3	N03	SCK	M11	VDDEXT	A16	VDDINT	H06
PPI1D4	T02	SCKE	B10	VDDEXT	B06	VDDINT	H07
PPI1D5	P03	SCLK0	A11	VDDEXT	B11	VDDINT	H11
PPI1D6	R02	SCLK1	A12	VDDEXT	D12	VDDINT	J08
PPI1D7	R01	SLEEP	T11	VDDEXT	E16	VDDINT	J09
PPI1D8	P01	SMS0	E09	VDDEXT	F02	VDDINT	J10
PPI1D9	M03	SMS1	B09	VDDEXT	G03	VDDINT	K08
PPI1D10	N02	SMS2	C09	VDDEXT	G16	VDDINT	K11
PPI1D11	L06	SMS3	A10	VDDEXT	J06	VDDINT	L08
PPI1D12	N01	SRAS	C10	VDDEXT	K06	VDDINT	M08
PPI1D13	M02	SWE	E10	VDDEXT	K16	VROUT0	J01
PPI1D14	K05	TCK	T09	VDDEXT	L05	VROUT1	J02
PPI1D15	M01	TDI	R10	VDDEXT	L10	XTAL	G01

Figure 48 lists the top view of the 256-Ball CSP_BGA ($12 \text{ mm} \times 12 \text{ mm}$) ball configuration. Figure 49 lists the bottom view.




Figure 48. 256-Ball CSP_BGA Ball Configuration (Top View)




Figure 49. 256-Ball CSP_BGA Ball Configuration (Bottom View)

297-BALL PBGA BALL ASSIGNMENT

Table 38 lists the 297-Ball PBGA ball assignment numerically by ball number. Table 39 on Page 58 lists the ball assignment alphabetically by signal.

Table 38. 297-Ball PBGA Ball Assignment (Numerically by Ball Number)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A01	GND	B15	SMS1	G01	PPI0D11	L14	GND
A02	ADDR25	B16	SMS3	G02	PPI0D10	L15	GND
A03	ADDR23	B17	SCKE	G25	DATA4	L16	GND
A04	ADDR21	B18	SWE	G26	DATA7	L17	GND
A05	ADDR19	B19	SA10	H01	BYPASS	L18	VDDINT
A06	ADDR17	B20	BR	H02	RESET	L25	DATA12
A07	ADDR15	B21	BG	H25	DATA6	L26	DATA15
A08	ADDR13	B22	ABE1	H26	DATA9	M01	VROUT0
A09	ADDR11	B23	ABE3	J01	CLKIN	M02	GND
A10	ADDR09	B24	ADDR07	J02	GND	M10	VDDEXT
A11	AMS3	B25	GND	J10	VDDEXT	M11	GND
A12	AMS1	B26	ADDR05	J11	VDDEXT	M12	GND
A13	AWE	C01	PPI0SYNC3	J12	VDDEXT	M13	GND
A14	ARE	C02	PPI0CLK	J13	VDDEXT	M14	GND
A15	SMS0	C03	GND	J14	VDDEXT	M15	GND
A16	SMS2	C04	GND	J15	VDDEXT	M16	GND
A17	SRAS	C05	GND	J16	VDDINT	M17	GND
A18	SCAS	C22	GND	J17	VDDINT	M18	VDDINT
A19	SCLK0	C23	GND	J18	VDDINT	M25	DATA14
A20	SCLK1	C24	GND	J25	DATA8	M26	DATA17
A21	BGH	C25	ADDR04	J26	DATA11	N01	VROUT1
A22	ABE0	C26	ADDR03	K01	XTAL	N02	PPI0D9
A23	ABE2	D01	PPI0SYNC1	K02	NC	N10	VDDEXT
A24	ADDR08	D02	PPI0SYNC2	K10	VDDEXT	N11	GND
A25	ADDR06	D03	GND	K11	VDDEXT	N12	GND
A26	GND	D04	GND	K12	VDDEXT	N13	GND
B01	PPI1CLK	D23	GND	K13	VDDEXT	N14	GND
B02	GND	D24	GND	K14	VDDEXT	N15	GND
B03	ADDR24	D25	ADDR02	K15	VDDEXT	N16	GND
B04	ADDR22	D26	DATA1	K16	VDDINT	N17	GND
B05	ADDR20	E01	PPI0D15	K17	VDDINT	N18	VDDINT
B06	ADDR18	E02	PPI0D14	K18	VDDINT	N25	DATA16
B07	ADDR16	E03	GND	K25	DATA10	N26	DATA19
B08	ADDR14	E24	GND	K26	DATA13	P01	PPI0D7
B09	ADDR12	E25	DATA0	L01	NC	P02	PPI0D8
B10	ADDR10	E26	DATA3	L02	NC	P10	VDDEXT
B11	AMS2	F01	PPI0D13	L10	VDDEXT	P11	GND
B12	AMS0	F02	PPI0D12	L11	GND	P12	GND
B13	AOE	F25	DATA2	L12	GND	P13	GND
B14	ARDY	F26	DATA5	L13	GND	P14	GND

Table 38. 297-Ball PBGA Ball Assignment (Numerically by Ball Number) (Continued)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
P15	GND	U11	VDDEXT	AC04	GND	AE21	RX
P16	GND	U12	VDDEXT	AC23	GND	AE22	RFS1
P17	GND	U13	VDDEXT	AC24	GND	AE23	DR1SEC
P18	VDDINT	U14	GND	AC25	DROSEC	AE24	TFS1
P25	DATA18	U15	VDDINT	AC26	RFS0	AE25	GND
P26	DATA21	U16	VDDINT	AD01	PPI1D7	AE26	NC
R01	PPI0D5	U17	VDDINT	AD02	PPI1D6	AF01	GND
R02	PPI0D6	U18	VDDINT	AD03	GND	AF02	PPI1D4
R10	VDDEXT	U25	DATA24	AD04	GND	AF03	PPI1D2
R11	GND	U26	DATA27	AD05	GND	AF04	PPI1D0
R12	GND	V01	PPI1SYNC3	AD22	GND	AF05	PF1
R13	GND	V02	PPI0D0	AD23	GND	AF06	PF3
R14	GND	V25	DATA26	AD24	GND	AF07	PF5
R15	GND	V26	DATA29	AD25	NC	AF08	PF7
R16	GND	W01	PPI1SYNC1	AD26	RSCLK0	AF09	PF9
R17	GND	W02	PPI1SYNC2	AE01	PPI1D5	AF10	PF11
R18	VDDINT	W25	DATA28	AE02	GND	AF11	PF13
R25	DATA20	W26	DATA31	AE03	PPI1D3	AF12	PF15
R26	DATA23	Y01	PPI1D15	AE04	PPI1D1	AF13	NMI1
T01	PPI0D3	Y02	PPI1D14	AE05	PF0	AF14	TCK
T02	PPI0D4	Y25	DATA30	AE06	PF2	AF15	TDI
T10	VDDEXT	Y26	DTOPRI	AE07	PF4	AF16	TMS
T11	GND	AA01	PPI1D13	AE08	PF6	AF17	SLEEP
T12	GND	AA02	PPI1D12	AE09	PF8	AF18	NMI0
T13	GND	AA25	DT0SEC	AE10	PF10	AF19	SCK
T14	GND	AA26	TSCLK0	AE11	PF12	AF20	TX
T15	GND	AB01	PPI1D11	AE12	PF14	AF21	RSCLK1
T16	GND	AB02	PPI1D10	AE13	NC	AF22	DR1PRI
T17	GND	AB03	GND	AE14	TDO	AF23	TSCLK1
T18	VDDINT	AB24	GND	AE15	TRST	AF24	DT1SEC
T25	DATA22	AB25	TFS0	AE16	EMU	AF25	DT1PRI
T26	DATA25	AB26	DROPRI	AE17	BMODE1	AF26	GND
U01	PPI0D1	AC01	PPI1D9	AE18	BMODE0		
U02	PPI0D2	AC02	PPI1D8	AE19	MISO		
U10	VDDEXT	AC03	GND	AE20	MOSI		

Table 39. 297-Ball PBGA Ball Assignment (Alphabetically by Signal)

Signal	Ball No.						
ABE0	A22	BR	B20	DT0SEC	AA25	GND	N15
ABE1	B22	BYPASS	H01	DT1PRI	AF25	GND	N16
ABE2	A23	CLKIN	J01	DT1SEC	AF24	GND	N17
ABE3	B23	DATA0	E25	EMU	AE16	GND	P11
ADDR02	D25	DATA1	D26	GND	A01	GND	P12
ADDR03	C26	DATA2	F25	GND	A26	GND	P13
ADDR04	C25	DATA3	E26	GND	B02	GND	P14
ADDR05	B26	DATA4	G25	GND	B25	GND	P15
ADDR06	A25	DATA5	F26	GND	C03	GND	P16
ADDR07	B24	DATA6	H25	GND	C04	GND	P17
ADDR08	A24	DATA7	G26	GND	C05	GND	R11
ADDR09	A10	DATA8	J25	GND	C22	GND	R12
ADDR10	B10	DATA9	H26	GND	C23	GND	R13
ADDR11	A09	DATA10	K25	GND	C24	GND	R14
ADDR12	B09	DATA11	J26	GND	D03	GND	R15
ADDR13	A08	DATA12	L25	GND	D04	GND	R16
ADDR14	B08	DATA13	K26	GND	D23	GND	R17
ADDR15	A07	DATA14	M25	GND	D24	GND	T11
ADDR16	B07	DATA15	L26	GND	E03	GND	T12
ADDR17	A06	DATA16	N25	GND	E24	GND	T13
ADDR18	B06	DATA17	M26	GND	J02	GND	T14
ADDR19	A05	DATA18	P25	GND	L11	GND	T15
ADDR20	B05	DATA19	N26	GND	L12	GND	T16
ADDR21	A04	DATA20	R25	GND	L13	GND	T17
ADDR22	B04	DATA21	P26	GND	L14	GND	U14
ADDR23	A03	DATA22	T25	GND	L15	GND	AB03
ADDR24	B03	DATA23	R26	GND	L16	GND	AB24
ADDR25	A02	DATA24	U25	GND	L17	GND	AC03
AMS0	B12	DATA25	T26	GND	M02	GND	AC04
AMS1	A12	DATA26	V25	GND	M11	GND	AC23
AMS2	B11	DATA27	U26	GND	M12	GND	AC24
AMS3	A11	DATA28	W25	GND	M13	GND	AD03
AOE	B13	DATA29	V26	GND	M14	GND	AD04
ARDY	B14	DATA30	Y25	GND	M15	GND	AD05
ARE	A14	DATA31	W26	GND	M16	GND	AD22
AWE	A13	DROPRI	AB26	GND	M17	GND	AD23
BG	B21	DROSEC	AC25	GND	N11	GND	AD24
BGH	A21	DR1PRI	AF22	GND	N12	GND	AE02
BMODE0	AE18	DR1SEC	AE23	GND	N13	GND	AE25
BMODE1	AE17	DT0PRI	Y26	GND	N14	GND	AF01

Table 39. 297-Ball PBGA Ball Assignment (Alphabetically by Signal) (Continued)

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.
GND	AF26	PPI0D7	P01	RSCLK0	AD26	VDDEXT	K13
MISO	AE19	PPI0D8	P02	RSCLK1	AF21	VDDEXT	K14
MOSI	AE20	PPI0D9	N02	RX	AE21	VDDEXT	K15
NC	K02	PPI0D10	G02	SA10	B19	VDDEXT	L10
NC	L01	PPI0D11	G01	SCAS	A18	VDDEXT	M10
NC	L02	PPI0D12	F02	SCK	AF19	VDDEXT	N10
NC	AD25	PPI0D13	F01	SCKE	B17	VDDEXT	P10
NC	AE13	PPI0D14	E02	SCLK0	A19	VDDEXT	R10
NC	AE26	PPI0D15	E01	SCLK1	A20	VDDEXT	T10
NMI0	AF18	PPI0SYNC1	D01	SLEEP	AF17	VDDEXT	U10
NMI1	AF13	PPI0SYNC2	D02	SMS0	A15	VDDEXT	U11
PF0	AE05	PPI0SYNC3	C01	SMS1	B15	VDDEXT	U12
PF1	AF05	PPI1CLK	B01	SMS2	A16	VDDEXT	U13
PF2	AE06	PPI1D0	AF04	SMS3	B16	VDDINT	J16
PF3	AF06	PPI1D1	AE04	SRAS	A17	VDDINT	J17
PF4	AE07	PPI1D2	AF03	SWE	B18	VDDINT	J18
PF5	AF07	PPI1D3	AE03	TCK	AF14	VDDINT	K16
PF6	AE08	PPI1D4	AF02	TDI	AF15	VDDINT	K17
PF7	AF08	PPI1D5	AE01	TDO	AE14	VDDINT	K18
PF8	AE09	PPI1D6	AD02	TFS0	AB25	VDDINT	L18
PF9	AF09	PPI1D7	AD01	TFS1	AE24	VDDINT	M18
PF10	AE10	PPI1D8	AC02	TMS	AF16	VDDINT	N18
PF11	AF10	PPI1D9	AC01	TRST	AE15	VDDINT	P18
PF12	AE11	PPI1D10	AB02	TSCLK0	AA26	VDDINT	R18
PF13	AF11	PPI1D11	AB01	TSCLK1	AF23	VDDINT	T18
PF14	AE12	PPI1D12	AA02	TX/PF26	AF20	VDDINT	U15
PF15	AF12	PPI1D13	AA01	VDDEXT	J10	VDDINT	U16
PPI0CLK	C02	PPI1D14	Y02	VDDEXT	J11	VDDINT	U17
PPI0D0	V02	PPI1D15	Y01	VDDEXT	J12	VDDINT	U18
PPI0D1	U01	PPI1SYNC1	W01	VDDEXT	J13	VROUT0	M01
PPI0D2	U02	PPI1SYNC2	W02	VDDEXT	J14	VROUT1	N01
PPI0D3	T01	PPI1SYNC3	V01	VDDEXT	J15	XTAL	K01
PPI0D4	T02	RESET	H02	VDDEXT	K10		
PPI0D5	R01	RFS0	AC26	VDDEXT	K11		
PPI0D6	R02	RFS1	AE22	VDDEXT	K12		

Figure 50 lists the top view of the 297-Ball PBGA ball configuration. Figure 51 lists the bottom view.




Figure 50. 297-Ball PBGA Ball Configuration (Top View)




Figure 51. 297-Ball PBGA Ball Configuration (Bottom View)

OUTLINE DIMENSIONS

Dimensions in the outline dimension figures are shown in millimeters.

256-BALL CSP BGA (BC-256-4)




Figure 52. 256-Ball Chip Scale Package Ball Grid Array (CSP_BGA) (BC-256-4)




Figure 53. 256-Ball Chip Scale Package Ball Grid Array (CSP_BGA) (BC-256-1)




Figure 54. 297-Ball Plastic Ball Grid Array (PBGA) (B-297)

SURFACE MOUNT DESIGN

Table 40 is provided as an aid to PCB design. For industrystandard design recommendations, refer to IPC-7351, *Generic* Requirements for Surface Mount Design and Land Pattern Standard.

Table 40. BGA Data for Use with Surface Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
256-Ball CSP_BGA (BC-256-1)	Solder Mask Defined	0.30 mm diameter	0.43 mm diameter
256-Ball CSP_BGA (BC-256-4)	Solder Mask Defined	0.43 mm diameter	0.55 mm diameter
297-Ball PBGA (B-297)	Solder Mask Defined	0.43 mm diameter	0.58 mm diameter

ORDERING GUIDE

	Temperature	Speed Grade	Operating Voltage		Package
Model	Range ¹		(Nom)	Package Description	Option
ADSP-BF561SKBCZ600 ²	0°C to +70°C	600 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	256-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-256-1
ADSP-BF561SKBCZ500 ²	0°C to +70°C	500 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	256-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-256-1
ADSP-BF561SKB500	0°C to +70°C	500 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561SKB600	0 C to +70°C	600 MHz	1.35 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561SKBZ500 ²	0°C to +70°C	500 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561SKBZ600 ²	0°C to +70°C	600 MHz	1.35 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561SBB600	-40°C to +85°C	600 MHz	1.35 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561SBB500	-40°C to +85°C	500 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561SBBZ600 ²	-40°C to +85°C	600 MHz	1.35 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561SBBZ500 ²	-40°C to +85°C	500 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561WBBZ-5A ^{2,3}	-40°C to +85°C	533 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	297-Ball Plastic Ball Grid Array (PBGA)	B-297
ADSP-BF561SKBCZ-6A ²	0°C to +70°C	600 MHz	1.35 V Internal, 2.5 V or 3.3 V I/O	256-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-256-4
ADSP-BF561SKBCZ-5A ²	0°C to +70°C	500 MHz		256-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-256-4
ADSP-BF561SBBCZ-6A ²	-40°C to +85°C	600 MHz		256-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-256-4
ADSP-BF561SBBCZ-5A ²	-40°C to +85°C	500 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	256-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-256-4
ADSP-BF561WBBCZ-5A ^{2,3}	-40°C to +85°C	533 MHz	1.25 V Internal, 2.5 V or 3.3 V I/O	256-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-256-4

¹ Referenced temperature is ambient temperature.



 $^{^{2}}$ Z = RoHS compliant part.

³ W indicates automotive grade part. The internal voltage regulation feature is not available on automotive parts.