## Features

- 3.0V to 5.5V Operating Range
- Advanced Low-voltage Electrically-erasable Programmable Logic Device
- User-controlled Power-down Pin Option
- Pin-controlled Standby Power (10µA Typical)
- Well-suited for Battery Powered Systems
- 10ns Maximum Propagation Delay
- CMOS and TTL Compatible Inputs and Outputs
- Latch Feature Hold Inputs to Previous Logic States
- Advanced Electrically-erasable Technology
  - Reprogrammable
  - 100% Tested
- High-reliability CMOS Process
  - 20 year Data Retention
  - 100 Erase/Write Cycles
  - 2,000V ESD Protection
  - 200mA Latchup Immunity
- Industrial Temperature Ranges
- Dual-in-line and Surface Mount Packages in Standard Pinouts
- Inputs are 5V Tolerant
- Green Package Options (Pb/Halide-free/RoHS Compliant) Available
- Applcations include Glue logic for 3.3V systems, DMA Control, State Machine Control, Graphics processing

# 1. Description

The Atmel<sup>®</sup> ATF22LV10C is a high-performance CMOS (electrically erasable) programmable logic device (PLD) that utilizes the Atmel proven electrically erasable Flash memory technology. Speeds down to 10ns and power dissipation as low as 10mA are offered. All speed ranges are specified over the 3.0V to 5.5V range for industrial and commercial temperature ranges.

The ATF22LV10C provides a low-voltage and user controlled "zero" power CMOS PLD solution. A user-controlled power-down feature offers "zero" (10 $\mu$ A typical) standby power. This feature allows the user to manage total system power to meet specific application requirements and enhance reliability, all without sacrificing speed. (The Atmel ATF22LV10CQZ provides edge-sensing "zero" standby power (3 $\mu$ A typical), as well as low voltage operation. See the ATF22LV10CQZ datasheet.)

The ATF22LV10C is capable of operating at supply voltages down to 3.0V. When the power-down pin is active, the device is placed into a zero standby power-down mode. When the power-down pin is not used or active, the device operates in a full power low voltage mode. Pin "keeper" circuits on input and output pins hold pins to their previous logic levels when idle, which eliminate static power consumed by pull-up resistors.

The ATF22LV10C macrocell incorporates a variable product term architecture. Each output is allocated from 8 to 16 product terms which allows highly-complex logic functions to be realized. Two additional product terms are included to provide synchronous reset and asynchronous reset. These additional product terms are common to all ten registers and are automatically cleared upon power-up. Register preload simplifies testing. A security fuse prevents unauthorized copying of programmed fuse patterns.






High-performance Electrically Erasable Programmable Logic Device

### Atmel ATF22LV10C See separate datasheet for Atmel ATF22LV10C(Q)Z option




### Figure 1-1. Block Diagram



**Figure 1-2.** Pin Configurations Pin Configurations (All Pinouts Top View)

Pin Name	Function
CLK	Clock
IN	Logic Inputs
I/O	Bi-directional Buffers
VCC	(3V to 5.5V) Supply
PD	Programmable Power-down



	.0	
CLK/IN	10	24 🗖 VCC
IN 🗆	2	23 🗖 I/O
IN 🗖	3	22 🗖 I/O
IN/PD	4	21 🔲 I/O
IN 🗔	5	20 🔲 1/O
IN 🗆	6	19 🗖 I/O
IN 🗆	7	18 🗖 I/O
IN 🗔	8	17 🗖 I/O
IN 🗔	9	16 🖵 I/O
IN 🗆	10	15 🖵 I/O
IN 🗆	11	14 🗖 I/O
GND 🗆	12	13 🗖 IN
	L	

Figure 1-4. DIP/SOIC

				1
		$\bigcirc$		
CLK/IN	1		24	□ vcc
IN 🗆	2		23	⊐ı/o
IN 🗆	3		22	⊐ı/o
IN/PD 🗆	4		21	□ I/O
IN 🗆	5		20	⊐ı⁄o
IN 🗆	6		19	□ı/o
IN 🗆	7		18	□ı/o
IN 🗆	8		17	⊐ı⁄o
IN 🗆	9		16	⊐ı⁄o
IN 🗆	10		15	⊐ı⁄o
IN 🗆	11		14	⊐ı/o
GND 🗆	12		13	D IN
				]

Figure 1-5. PLCC

		~				t voc,				-	
IN/PD	Ч	5	4	ო	N	5	28	27	% 25	Ь	I/O
	Н					0				Ľ	
IN	- 1	6							24	Ч	I/O
IN		7							23	Þ	I/O
GND*	q	8							22	þ	GND
IN	q	9							21	þ	I/O
IN	q	10	)						20	þ	I/O
IN		11	4	13	14	15	16	17	<sub>∞</sub> 19	þ	I/O
			Ш							-	
			⊒	⊒	GND	*_	Z	2	2		
					G	GND*		_	_		

Note: For PLCC, pins 1, 8, 15, and 22 can be left unconnected. For superior performance, connect VCC to pin 1 and GND to 8, 15, and 22

# <sup>2</sup> Atmel ATF22LV10C

#### **Absolute Maximum Ratings\*** 2.

Temperature Under Bias40°C to +85°C	*NOTICE:	Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
Storage Temperature65°C to +150°C		This is a stress rating only and functional operation of the device at these or any other conditions beyond those indi-
Voltage on Any Pin with		cated in the operational sections of this specification is not
Respect to Ground2.0V to +7.0V <sup>(1)</sup>		implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Voltage on Input Pins with Respect to Ground	Note: 1.	Minimum voltage is -0.6V DC, which may undershoot to -
During Programming2.0V to +14.0V <sup>(1)</sup>		2.0V for pulses of less than 20ns. Maximum output pin voltage is $V_{CC}$ + 0.75V DC, which may overshoot to 7.0V for
Programming Voltage with		pulses of less than 20ns.
Respect to Ground2.0V to +14.0V <sup>(1)</sup>		

#### 3. **DC and AC Operating Conditions**

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	3.0V - 5.5V	3.0V - 5.5V

#### 3.1 **DC Characteristics**

Symbol	Parameter	Condition <sup>(2)</sup>	Condition <sup>(2)</sup>		Тур	Max	Units
I <sub>IL</sub>	Input or I/O Low Leakage Current	$0 \le V_{IN} \le V_{IL}(Max)$			-10	μA	
I <sub>IH</sub>	Input or I/O High Leakage Current	$(V_{CC} \text{ - } 0.2)V \leq V_{IN} \leq V_{CC}$				10	μA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = Max Outputs Open	Com. Ind.		55 60	85 90	mA mA
I <sub>CC2</sub>	Clocked Power Supply Current	V <sub>CC</sub> = Max Outputs Open, f = 15MHz	Com. Ind.			100 105	mA mA
I <sub>PD</sub>	Power Supply Current, Power-down Mode	$V_{CC} = 3.6V$ , Max $V_{IN} = 0$ , Outputs Open	Com. Ind.		10 10	100 120	μΑ μΑ
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5V				-130	mA
V <sub>IL</sub>	Input Low Voltage			-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		V <sub>CC</sub> + 0.75	V
V <sub>OL</sub>	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$ $I_{OL} = 16mA$				0.5	v
V <sub>OH</sub>	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$ $I_{OH} = -2.0 \text{mA}$		2.4			v
V <sub>OH</sub>	Output High Voltage	Ι <sub>OH</sub> = -100μΑ		V <sub>CC</sub> - 0.2V			V


Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec

2. For DC characteristics, the test condition of  $\rm V_{CC}$  = Max corresponds to 3.6V





### 3.2 AC Waveforms



### 3.3 AC Characteristics(1)


		-	10	-	15	
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>PD</sub>	Input or Feedback to Non-Registered Output	3	10	3	15	ns
t <sub>CF</sub>	Clock to Feedback		5		8	ns
t <sub>CO</sub>	Clock to Output	2	6.5	2	10	ns
t <sub>S</sub>	Input or Feedback Setup Time	7.5		12		ns
t <sub>H</sub>	Input Hold Time	0		0		ns
t <sub>P</sub>	Clock Period	12		16		ns
t <sub>w</sub>	Clock Width	6		8		ns
	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )		71.4		45.5	MHz
f <sub>MAX</sub>	Internal Feedback 1/(t <sub>S</sub> + t <sub>CF</sub> )		80		50	MHz
	No Feedback 1/(t <sub>P</sub> )		83.3		62.5	MHz
t <sub>EA</sub>	Input to Output Enable	3	12	3	15	ns
t <sub>ER</sub>	Input to Output Disable	2	12	2	15	ns
t <sub>AP</sub>	Input or I/O to Asynchronous Reset of Register	3	13	3	15	ns
t <sub>SP</sub>	Setup Time, Synchronous Preset	10		10		ns
t <sub>AW</sub>	Asychronous Reset Width	8		8		ns
t <sub>AR</sub>	Asychronous Reset Recovery Time	6		6		ns
t <sub>SPR</sub>	Synchronous Preset to Clock Recovery Time	10		10		ns

Note: 1. See ordering information for valid part numbers

#### -10 -15 Units Symbol Parameter Min Min Max Max Valid Input before PD High 10 15 ns t<sub>IVDH</sub> 0 Valid OE before PD High 0 ns t<sub>GVDH</sub> 0 0 Valid Clock before PD High ns t<sub>CVDH</sub> Input Don't Care after PD High 10 15 ns t<sub>DHIX</sub> 10 OE Don't Care after PD High 15 ns t<sub>DHGX</sub> Clock Don't Care after PD High 10 15 ns t<sub>DHCX</sub> 10 PD Low to Valid Input 15 t<sub>DLIV</sub> ns PD Low to Valid OE 25 30 ns t<sub>DLGV</sub> PD Low to Valid Clock 25 30 t<sub>DLCV</sub> ns PD Low to Valid Output 30 35 ns t<sub>DLOV</sub>


### 3.4 Power-down AC Characteristics

### 3.5 Input Test Waveforms and Measurement Levels



t<sub>R</sub>, t<sub>F</sub> < 1.5ns

### 3.6 Output Test Loads



Note: Similar competitors devices are specified with slightly different loads. These load differences may affect output signals' delay and slew rate. Atmel<sup>®</sup> devices are tested with sufficient margins to meet compatible device specification conditions.

#### **Table 3-1.** Pin Capacitance (f = 1MHz, T = $25^{\circ}C^{(1)}$

	Тур	Мах	Units	Conditions
C <sub>IN</sub>	5	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	6	8	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested





### 3.7 Power-up Reset

The registers in the Atmel<sup>®</sup> ATF22LV10C are designed to reset during power-up. At a point delayed slightly from  $V_{CC}$  crossing  $V_{RST}$ , all registers will be reset to the low state. The output state will depend on the polarity of the buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

- 1. The  $V_{CC}$  rise must be monotonic and start below 0.7 V
- 2. The clock must remain stable during  $T_{PR}$
- 3. After T<sub>PR</sub>, all input and feedback setup times must be met before driving the clock pin high

### 3.8 Preload of Register Outputs

The ATF22LV10C registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

### 4. Electronic Signature Word

There are 64-bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

### 5. Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF22LV10C fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.

### 6. Programming/Erasing

Programming/erasing is performed using standard PLD programmers. See CMOS PLD Programming Hardware & Software Support for information on software/programming.

Parameter Description		Тур	Max	Units
T <sub>PR</sub>	Power-up Reset Time	600	1,000	ns
V <sub>RST</sub>	Power-up Reset Voltage	2.5	3.0	V

Table 6-1.Programming/Erasing

### 7. Input and I/O Pin-keeper

All ATF22V10C family members have internal input and I/O pin-keeper circuits. Therefore, whenever inputs or I/Os are not being driven externally, they will maintain their last driven state. This ensures that all logic array inputs and device outputs are at known states. These are relatively weak active circuits that can be easily overridden by TTL-compatible drivers (see Input and I/O diagrams on page 7).


### 8. Power-down Mode

The Atmel<sup>®</sup> ATF22LV10C includes an optional pin controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on the PLCC package). When the PD pin is high, the device supply current is reduced to less than 100mA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs which were in an undetermined state at the onset of power-down will remain at the same state. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to insure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using the power-down pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.


PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the JEDEC file. When the power-down feature is not specified in the design file, the IN/PD pin will be configured as a regular logic input.

Note: Some programmers list the 22V10 JEDEC-compatible 22V10C (no PD used) separately from the non-22V10 JEDECcompatible 22V10CEX (with PD used).













### 9. Compiler Mode Selection

 Table 9-1.
 Compiler Mode Selection

	PAL Mode (5828 Fuses)			
Synario	Atmel ATF22C10C (DIP)	Atmel ATF22C10C DIO (UES)	Atmel ATF22C10C DIP (PWD)	
	Atmel ATF22V10C (PLCC)	Atmel ATF22V10C PLCC (UES)	Atmel ATF22C10V PLCC (PWD)	
WINCUPL	P22V10	G22V10	G22V10CP	
	P22V10LCC	G22V10LCC	G22V10CPLCC	

Note: 1. These device types will create a JEDEC file which when programmed in an Atmel ATF22V10C device will enable the power-down mode feature. All other devices have this feature disabled.

### 10. Functional Logic Diagram Description

The functional logic diagram describes the Atmel<sup>®</sup> ATF22LV10C architecture.

The ATF22LV10C has twelve inputs and ten I/O macrocells. Each macrocell can be configured into one of four output configurations: active high/low, registered/combinatorial output. The universal architecture of the ATF22LV10C can be programmed to emulate most 24-pin PAL devices.

Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF22LV10C. Eight bytes (64-fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.





Figure 10-1. Functional Logic Diagram Atmel ATF22LV10C


Note: 1. \*Input not available if the power-down (PD) option is utilized





0780M-PLD-7/10

























ATMEL ATF22LV10C OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE ( $V_{CC} = 3.3V, T_A = 25^{\circ}C$ )






TEMPERATURE (C)





0780M-PLD-7/10


SUPPLY VOLTAGE (V)











### **11.** Ordering Information

### 11.1 Ordering Code Detail

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range		
			ATF22LV10C-10JC	28J			
10	7.5	7.5	ATF22LV10C-10PC	24P3	Commercial		
10	7.5	C.7	ATF22LV10C-10SC	24S	(0°C to 70°C)		
			ATF22LV10C-10XC	24X			
			ATF22LV10C-10JI	28J			
10	7 5	7 5	ATF22LV10C-10PI	24P3	Industrial		
10	7.5	7.5	ATF22LV10C-10SI	24S	(0°C to 85°C)		
			ATF22LV10C-10XI	24X			
			ATF22LV10C-15JC	28J			
	12	10	10	10	ATF22LV10C-15PC	24P3	Commercial
		10	ATF22LV10C-15SC	24S	(0°C to 70°C)		
15			ATF22LV10C-15XC	24X			
15			ATF22LV10C-15JI	28J			
	10	10	ATF22LV10C-15PI	24P3	Industrial		
	12	10	ATF22LV10C-15SI	24S	(-40°C to +85°C)		
			ATF22LV10C-15XI	24X			

Note: Lead based packages will become obsolete, and are not recommended for new designs

### 11.2 Green Package Options (Pb/Halide-free/RoHS Compliant)

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
10	7.5	7.5	ATF22LV10C-10JU ATF22LV10C-10PU ATF22LV10C-10SU ATF22LV10C-10XU	28J 24P3 24S 24X	Industrial (0·C to +85·C)

### 11.3 Using "C" Product for Industrial

To use commercial product for industrial temperature ranges, simply de-rate  $I_{CC}$  by 15% on the "C" device. No speed de-rating is necessary.


Package Type				
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)			
24P3	24-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)			
24S	24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)			
24X	24-lead, 4.4mm Wide, Plastic Thin Shrink Small Outline (TSSOP)			






### 12. Package Information

### 12.1 28J - PLCC




### 12.2 24P3 - PDIP








### 12.3 24S - SOIC



### 12.4 24X - TSSOP







# 13. Revision History

Doc. Rev.	Date	Comments
0780M	07/2010	Update the standby current parameters for Powerdown mode from 100µA to 120µA. Shade Ordering Package Option table and add note, "Lead based packages will become obsolete and are not recommended for new designs."
0780L	12/2005	Add Green Package options



#### Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600 www.atmel.com

### International

Atmel Asia Limited Unit 01-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (+81) 3-3523-3551 Fax: (+81) 3-3523-7581

### **Product Contact**

Technical Support pld@atmel.com

Sales Contact www.atmel.com/contacts Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

#### © Atmel Corporation 2010. All rights reserved.

Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.