inter_{sil}"

Rad Hard Dual 36V Precision Single-Supply, Rail-to-Rail Output, Low-Power Operational Amplifiers

ISL70218SEH

The ISL70218SEH is a dual, low-power precision amplifier optimized for single-supply applications. This op amp features a common mode input voltage range extending to 0.5V below the V- rail, a rail-rail differential input voltage range, and rail-to-rail output voltage swing, which makes it ideal for single-supply applications where input operation at ground is important.

This op amp features low power, low offset voltage, and low temperature drift, making it ideal for applications requiring both high DC accuracy and AC performance. This amplifier is designed to operate over a single supply range of 3V to 36V or a split supply voltage range of $\pm 1.8V/-1.2V$ to $\pm 18V$. The combination of precision and small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for this amplifier include precision instrumentation, data acquisition and precision power supply controls.

The ISL70218SEH is available in a 10 lead hermetic ceramic flatpack and operates over the extended temperature range of -55°C to +125°C.

Related Literature

- AN1653, "ISL70218SRH Evaluation Board User's Guide"
- AN1677, "Single Events Effects Testing of the ISL70218SRH, Dual 36V Rad Hard Low Power Operational Amplifiers"

Features


- DLA SMD# <u>5962-12222</u>
- Wide Single and Dual Supply Range 3V to 42V, Abs. Max.
- Low Input Offset Voltage 40µV, Typ.
- Rail-to-Rail Output<10mV
- Rail-to-Rail Input Differential Voltage Range for Comparator Applications
- Operating Temperature Range......55°C to +125°C
- Below-ground (V-) Input Capability to -0.5V
- Low Noise Voltage $\dots 5.6$ nV/ \sqrt{Hz} , Typ.
- Offset Voltage Temperature Drift.....0.3µV/°C, Typ.
- No Phase Reversal
- Radiation Tolerance

 - High Dose Rate..... 100krad(Si)
- Low Dose Rate 100krad(Si)


* Product capability established by initial characterization. The EH version is acceptance tested on a wafer by wafer basis to 50krad(Si) at low dose rate.

Applications

- Precision Instruments
- Active Filter Blocks
- Data Acquisition
- Power Supply Control










August 24, 2012 FN7957.1 1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 Copyright Intersil Americas Inc. 2012. All Rights Reserved Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners.

Pin Configuration



Pin Descriptions

PIN NUMBER	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION
1	OUT_A	Circuit 2	Amplifier A output
2	-IN_A	Circuit 1	Amplifier A inverting input
3	+IN_A	Circuit 1	Amplifier A non-inverting input
4	NC		No connect
5	V-	Circuit 1, 2, 3	Negative power supply
6	NC		No connect
7	+IN_B	Circuit 1	Amplifier B non-inverting input
8	-IN_B	Circuit 1	Amplifier B inverting input
9	OUT_B	Circuit 2	Amplifier B output
10	V+	Circuit 1, 2, 3	Positive power supply
	V₊ ★□IN₊ ★ V_	···· + V. ···· + V. ···· + V. ···· + V.	V+ D CAPACITIVELY TRIGGERED ESD CLAMP
CIRCUIT 1		CIRCUIT 2	CIRCUIT 3

Ordering Information

ORDERING NUMBER (Notes 1, 2)	PART NUMBER	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
5962R1222201VXC	ISL70218SEHVF	-55 to +125	10 Ld Flatpack	K10.A
ISL70218SEHF/PR0T0	ISL70218 SEHF/PROTO	-55 to +125	10 Ld Flatpack	K10.A
5962R1222201V9A	ISL70218SEHVX	-55 to +125	Die	
ISL70218SEHX/SAMPLE	ISL70218SEHVX/SAMPLE	-55 to +125	Die	
ISL70218SRHMEVAL1Z	Evaluation Board		I	I

NOTES:

1. These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.

2. For Moisture Sensitivity Level (MSL), please see device information page for ISL70218SEH. For more information on MSL, please see Tech Brief TB363.

Absolute Maximum Ratings

$\begin{array}{llllllllllllllllllllllllllllllllllll$
Human Body Model (Tested per MIL-PRF-883 3015.7). 2kV Machine Model (Tested per JESD22-A115-A). 300V Charged Device Model (Tested per CDM-22CI0ID). 750V Di-electrically Isolated PR40 Process Latch-up free

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ _{JC} (°C/W)
10 Ld Flatpack Package (Notes 3, 4)	130	20
Storage Temperature Range	6	5°C to +150°C
Pb-Free Reflow Profile		. see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

Recommended Operating Conditions

Ambient Operating Temperature Range55°C to +125°C
Maximum Operating Junction Temperature+150°C
Supply Voltage

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 3. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.
- 4. For θ_{JC} the "case temp" location is the center of the package underside.

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = Open$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -55°C to +125°C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	ТҮР	MAX (Note 5)	UNIT
V _{OS}	Offset Voltage			40	230	μV
					290	μV
TCV _{OS}	Offset Voltage Drift			0.3	1.4	µV∕°C
ΔV_{OS}	Input Offset Voltage Match Channel to			44	280	μV
	Channel				365	μV
I _{OS}	Input Offset Current		-50	4	50	nA
			-75		75	nA
I _B	Input Bias Current		-575	-230		nA
			-800			nA
V _{CMIR}	Common Mode Input Voltage Range	Guaranteed by CMRR Test	(V-) - 0.5		(V+) - 1.8	v
			V-		(V+)-1.8	v
CMRR	Common-Mode Rejection Ratio	$V_{CM} = V_{-} \text{ to } V_{+} - 1.8V$	100	118	(V+)-1.8	dB
		$V_{CM} = V_{-}$ to V_{+} -1.8V	97			dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = 3V to 40V,	105	124	(Note 5) 230 290 1.4 280 365 50 75 (V+)-1.8 (V+)-1.8 (V+)-1.8 10 110 120 70 80	dB
		V _{CMIR} = Valid Input Voltage	100			dB
A _{VOL}	Open-Loop Gain	$R_L = 10 k\Omega$ to ground	120	130		dB
		V ₀ = -13V to +13V	115			dB
V _{OH}	Output Voltage High,	$R_L = 10 k\Omega$			110	mV
	V ₊ to V _{OUT}				120	mV
V _{OL}	Output Voltage Low,	$R_L = 10 k\Omega$			70	mV
	V _{OUT} to V ₋				80	mV
۱ _S	Supply Current/Amplifier			0.85	1.1	mA
					1.4	mA
I _{S+}	Source Current Capability		10			mA
I _{S-}	Sink Current Capability		10			mA
V _{SUPPLY}	Supply Voltage Range	Guaranteed by PSRR	3		40	v

ISL70218SEH

Electrical Specifications $V_{S} \pm 15V$, $V_{CM} = 0$, $V_{0} = 0V$, $R_{L} = 0$ pen, $T_{A} = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -55°C to +125°C. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	ТҮР	MAX (Note 5)	UNIT
AC SPECIFICATI	ONS					
GBW	Gain Bandwidth Product	$A_{CL} = 101, V_{OUT} = 100mV_{P.P};$ $R_L = 2k$		4		MHz
e _{np-p}	Voltage Noise	0.1Hz to 10Hz, V _S = ±18V		300		nV _{P-P}
e _n	Voltage Noise Density	$f = 10Hz, V_S = \pm 18V$		8.5		nV/√Hz
e _n	Voltage Noise Density	f = 100Hz, V _S = ±18V		5.8		nV/√Hz
e _n	Voltage Noise Density	$f = 1kHz, V_S = \pm 18V$		5.6		nV/√Hz
e _n	Voltage Noise Density	f = 10kHz, V _S = ±18V		5.6		nV/√Hz
in	Current Noise Density	$f = 1kHz, V_S = \pm 18V$		355		fA/√Hz
THD + N	Total Harmonic Distortion + Noise	1kHz, G = 1, V ₀ = 3.5V _{RMS} , R _L = 10k Ω		0.0003		%
RANSIENT RES	SPONSE		1		L L	
SR	Slew Rate	$A_V = 1, R_L = 2k\Omega, V_0 = 10V_{P-P}$	±1.0	±1.2		V/µs
			±0.4			V/µs
t _r , t _f , Small	Rise Time	$\textbf{A}_{\textbf{V}} = \textbf{1}, \textbf{V}_{\textbf{OUT}} = \textbf{100mV}_{\textbf{P-P}}, \textbf{R}_{f} = \textbf{0}\boldsymbol{\Omega},$		100	200	ns
Signal	10% to 90% of V _{OUT}	$R_L = 2k\Omega$ to V_{CM}			400	ns
	Fall Time	$\mathbf{A}_{\mathbf{V}} = 1, \mathbf{V}_{\mathbf{OUT}} = \mathbf{100mV}_{\mathbf{P-P}}, \mathbf{R}_{\mathbf{f}} = 0\Omega,$		100	230	ns
	90% to 10% of V _{OUT}	$R_L = 2k\Omega$ to V_{CM}			400	ns
t _s	Settling Time to 0.01% 10V Step; 10% to V _{OUT}			8.5		μs
0S+	Positive Overshoot	$A_{V} = 1, V_{OUT} = 10V_{P,P}, R_{f} = 0\Omega$ $R_{L} = 2k\Omega \text{ to } V_{CM}$		5		%
					35	%
0S-	Negative Overshoot	$A_V = 1, V_{OUT} = 10V_{P-P}, R_f = 0\Omega$		5		%
		$R_L = 2k\Omega$ to V_{CM}			35	%

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = Open$, $T_A = \pm 25$ °C, unless otherwise noted. Boldface limits apply over a total ionizing dose of 100krad(Si) with exposure at a high dose rate of 50 - 300krad(Si)/s; and over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrad(Si)/s.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	ТҮР	MAX (Note 5)	UNIT
V _{OS}	Offset Voltage			40	230	μV
					290	μV
TCV _{OS}	Offset Voltage Drift			0.3	1.4	µV∕°C
ΔV_{OS}	Input Offset Voltage Match Channel to			44	280	μV
	Channel				280 365 50 75	μV
I _{OS}	Input Offset Current		-50	4	1.4 280 365 50	nA
			-75			nA
Ι _Β	Input Bias Current		-575	-230		nA
			-1500			nA
V _{CMIR}	Common Mode Input Voltage Range	Guaranteed by CMRR Test	(V-) - 0.5		(V+) -1.8	v
			V-		(V+) - 1.8	v
CMRR	Common-Mode Rejection Ratio	$V_{CM} = V_{-}$ to V_{+} -1.8V	100	118		dB
		$V_{CM} = V_{-} \text{ to } V_{+} - 1.8V$	97		365 50 75 (V+) -1.8	dB

ISL70218SEH

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = Open$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over a total ionizing dose of 100krad(SI) with exposure at a high dose rate of 50 - 300krad(SI)/s; and over a total ionizing dose of 50krad(SI) with exposure at a low dose rate of <10mrad(SI)/s. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	ТҮР	MAX (Note 5)	UNIT
PSRR	Power Supply Rejection Ratio	$V_{S} = 3V$ to 40V,	105	124		dB
		V _{CMIR} = Valid Input Voltage	100			dB
A _{VOL}	Open-Loop Gain	$R_L = 10k\Omega$ to ground	120	130		dB
		$V_0 = -13V$ to $+13V$	115			dB
V _{он}	Output Voltage High,	$R_L = 10k\Omega$			110	mV
	V_{+} to V_{OUT}				120	mV
V _{OL}	Output Voltage Low,	$R_L = 10 k\Omega$			70	mV
	V _{OUT} to V ₋				80	mV
۱ _S	Supply Current/Amplifier			0.85	1.1	mA
					1.4	mA
I _{S+}	Source Current Capability		10			mA
l _{S-}	Sink Current Capability		10			mA
VSUPPLY	Supply Voltage Range	Guaranteed by PSRR	3		40	v
AC SPECIFICATI	ONS					
GBW	Gain Bandwidth Product	$A_{CL} = 101, V_{OUT} = 100mV_{P-P};$ $R_L = 2k$		4		MHz
e _{np-p}	Voltage Noise	0.1Hz to 10Hz, V _S = ±18V		300		nV _{P-P}
e _n	Voltage Noise Density	f = 10Hz, V _S = ±18V		8.5		nV/√Hz
e _n	Voltage Noise Density	f = 100Hz, V _S = ±18V		5.8		nV/√Hz
e _n	Voltage Noise Density	$f = 1kHz, V_S = \pm 18V$		5.6		nV/√Hz
e _n	Voltage Noise Density	f = 10kHz, V _S = ±18V		5.6		nV/√Hz
in	Current Noise Density	$f = 1kHz, V_S = \pm 18V$		355		fA/√Hz
THD + N	Total Harmonic Distortion + Noise	1kHz, G = 1, V_0 = 3.5 V_{RMS} , R _L = 10k Ω		0.0003		%
TRANSIENT RES	SPONSE				I	
SR	Slew Rate	$\textbf{A}_{\textbf{V}} = \textbf{1}, \textbf{R}_{\textbf{L}} = \textbf{2} \textbf{k} \boldsymbol{\Omega}, \textbf{V}_{\textbf{0}} = \textbf{1} \textbf{0} \textbf{V}_{\textbf{P-P}}$	±1.0	±1.2		V/µs
			±0.4		(Note 5) (No	V/µs
t _r , t _f , Small	Rise Time	$A_V = 1, V_{OUT} = 100mV_{P-P}, R_f = 0\Omega,$		100	230	ns
Signal	10% to 90% of V _{OUT}	$R_L = 2k\Omega$ to V_{CM}			400	ns
	Fall Time	$A_V = 1, V_{OUT} = 100mV_{P-P}, R_f = 0\Omega,$		100	200	ns
	90% to 10% of V _{OUT}	$R_L = 2k\Omega$ to V_{CM}			400	ns
t _s	Settling Time to 0.01% 10V Step; 10% to V _{OUT}			8.5		μs
0S+	Positive Overshoot	$A_V = 1, V_{OUT} = 10V_{P-P}, R_f = 0\Omega$		5		%
		$R_L = 2k\Omega$ to V_{CM}			35	%
0S-	Negative Overshoot	$A_V = 1, V_{OUT} = 10V_{P-P}, R_f = 0\Omega$		5		%
		$R_L = 2k\Omega$ to V_{CM}			35	%

Electrical Specifications $v_s \pm 5v$, $v_{CM} = 0$, $v_0 = 0V$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -55°C to +125°C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	ТҮР	MAX (Note 5)	UNIT
V _{OS}	Offset Voltage			40		μV
ΔV_{OS}	Input Offset Voltage Match Channel to Channel			44		μV
I _{OS}	Input Offset Current			4		nA
I _B	Input Bias Current			-230		nA
V _{CMIR}	Common Mode Input Voltage Range	Guaranteed by CMRR Test	(V-) - 0.5		(V+) - 1.8	v
			V-		(V+) - 1.8	v
CMRR	Common-Mode Rejection Ratio	V _{CM} = V ₋ - 0.5V to V ₊ - 1.8 V _{CM} = V ₋ to V ₊ -1.8V		117		dB
PSRR	Power Supply Rejection Ratio	V _S = 3V to 40V, V _{CMIR} = Valid Input Voltage		124		dB
A _{VOL}	Open-Loop Gain	$R_L = 10k\Omega$ to ground V ₀ = -3V to +3V		130		dB
V _{OH}	Output Voltage High,	$R_L = 10k\Omega$		65		mV
	V ₊ to V _{OUT}			70	(Note 5) (Note 5) (V+)-1.8 (V+)-1.8 (V+)-1.8 (V+)-1.8 (V-) 1 0 1 0 1 1	mV
V _{OL}	Output Voltage Low,	$R_L = 10 k\Omega$		38		mV
	V _{OUT} to V ₋			45	(Note 5)	mV
۱ _S	Supply Current/Amplifier			0.85		mA
I _{S+}	Source Current Capability			8		mA
I _{S-}	Sink Current Capability			8		mA
C SPECIFICATI	IONS					
GBW	Gain Bandwidth Product			3.2		MHz
e _{np-p}	Voltage Noise	0.1Hz to 10Hz		320		nV _{P-P}
e _n	Voltage Noise Density	f = 10Hz		9		nV/√H
e _n	Voltage Noise Density	f = 100Hz		5.7		nV/√H
e _n	Voltage Noise Density	f = 1kHz		5.5		nV/√H
e _n	Voltage Noise Density	f = 10kHz		5.5		nV/√H
in	Current Noise Density	f = 1kHz		380		fA/√H:
THD + N	Total Harmonic Distortion + Noise	1kHz, G = 1, V ₀ = 1.25V _{RMS} , R _L = 10k Ω		0.0003		%
RANSIENT RES	SPONSE	r	1		T	
SR	Slew Rate	$\mathbf{A_V} = 1, \mathbf{R_L} = \mathbf{2k}\Omega, \mathbf{V_0} = \mathbf{4V_{P-P}}$		±1		V/µs
t _r , t _f , Small Signal	Rise Time 10% to 90% of V _{OUT}	$\label{eq:lambda} \begin{aligned} \textbf{A}_{\text{V}} = \textbf{1}, \ \textbf{V}_{\text{OUT}} = \textbf{100mV}_{\text{P-P}}, \ \textbf{R}_{f} = \textbf{0}\Omega, \\ \textbf{R}_{\text{L}} = 2k\Omega \ \text{to} \ \textbf{V}_{\text{CM}} \end{aligned}$		100		ns
	Fall Time 90% to 10% of V _{OUT}	$\label{eq:lambda} \begin{split} \textbf{A}_{\text{V}} = \textbf{1}, \textbf{V}_{\text{OUT}} = \textbf{100mV}_{\text{P-P}}, \textbf{R}_{\text{f}} = \textbf{0}\boldsymbol{\Omega}, \\ \textbf{R}_{\text{L}} = \textbf{2k}\boldsymbol{\Omega} \text{ to } \textbf{V}_{\text{CM}} \end{split}$		100		ns
t _s	Settling Time to 0.01% 4V Step; 10% to V _{OUT}			4		μs
0S+	Positive Overshoot			5		%
0S-	Negative Overshoot	$A_V = 1$, $V_{OUT} = 10V_{P-P}$, $R_f = 0\Omega$ $R_L = 2k\Omega$ to V_{CM}		5		%

NOTE:

5. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

High Dose Rate Post Radiation Characteristics $V_S \pm 15V$, $V_{CM} = 0V$, $V_0 = 0V$, $R_L = 0$ pen, $T_A = +25$ °C, unless otherwise noted. This data is typical test data post radiation exposure at a rate of 50 to 300 rad(Si)/s. This data is intended to show typical parameter shifts due to high dose rate radiation. These are not limits nor are they guaranteed.

PARAMETER	DESCRIPTION	CONDITIONS	50k RAD	75k RAD	100k RAD	UNIT
V _{os}	Offset Voltage		35	35	35	μV
I _{OS}	Input Offset Current		2	3	5	nA
I _B	Input Bias Current		200	400	575	nA
CMRR	Common-Mode Rejection Ration	V _{CM} = -13V to +13V	129	128	127	dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.25V$ to $\pm 15V$	130	130	130	dB
A _{VOL}	Open-Loop Gain	$V_0 = -13V$ to $+13V$ $R_L = 10k\Omega$ to ground	131.6	131.1	131.1	dB
V _{OH}	Output Voltage High V+ to V _{OUT}	$R_L = 10k\Omega$ to ground	71	74	76	mV
V _{OL}	Output Voltage Low V _{OUT} to V ₋	$R_L = 10k\Omega$ to ground	54	57	59	mV
ا _s	Supply Current/Amplifier		830	830	830	μA
RANSIENT RES	PONSE			1		
SR	Slew Rate	$A_V = 10, R_L = 2k\Omega, V_0 = 4V_{P-P}$	1.24	1.23	1.22	V/µs

Low Dose Rate Post Radiation Characteristics $V_S \pm 15V$, $V_{CM} = 0V$, $V_0 = 0V$, $R_L = Open$, $T_A = +25$ °C, unless otherwise noted. This data is typical test data post radiation exposure at a rate of 10mrad(Si)/s. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits nor are they guaranteed.

PARAMETER	DESCRIPTION	CONDITIONS	10k RAD	20k RAD	50k RAD	UNIT
V _{OS}	Offset Voltage		20	20	20	μV
I _{os}	Input Offset Current		6	8	10	nA
I _B	Input Bias Current		300	500	1200	nA
۱ _S	Supply Current/Amplifier		650	625	615	μΑ




FIGURE 3. V_{OS} vs TEMPERATURE




FIGURE 4. INPUT OFFSET VOLTAGE vs INPUT COMMON MODE VOLTAGE, $V_S = \pm 15V$





FIGURE 5. IBIAS VS VS








FIGURE 6. I_{BIAS} vs TEMPERATURE vs SUPPLY




FIGURE 8. CMRR vs TEMPERATURE, $V_s = \pm 5V$

ISL70218SEH

Typical Performance Curves $v_s = \pm 15V$, $V_{CM} = 0V$, $R_L = Open$, $T_A = \pm 25^{\circ}C$, unless otherwise specified. (Continued)




FIGURE 9. CMRR vs FREQUENCY, $V_S = \pm 15V$




FIGURE 10. PSRR vs TEMPERATURE, $V_S = \pm 15V$




FIGURE 11. PSRR vs FREQUENCY, V_S = ±15V





FIGURE 13. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $V_S = \pm 15V$








FIGURE 14. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 15. GAIN vs FREQUENCY vs RL, VS = ±15V




FIGURE 16. GAIN vs FREQUENCY vs R_L , $V_S = \pm 5V$




FIGURE 17. GAIN vs FREQUENCY vs OUTPUT VOLTAGE






FIGURE 19. OUTPUT OVERHEAD VOLTAGE vs TEMPERATURE, V_S = ±15V, R_L = 10k








FIGURE 20. OUTPUT OVERHEAD VOLTAGE vs TEMPERATURE, $V_S = \pm 5V, R_L = 10k$




FIGURE 21. OUTPUT OVERHEAD VOLTAGE HIGH vs LOAD CURRENT, $V_S = \pm 5V$ AND $\pm 15V$

۷он

۲oL




FIGURE 22. OUTPUT OVERHEAD VOLTAGE LOW vs LOAD CURRENT, V_S = $\pm 5V$ AND $\pm 15V$




FIGURE 23. OUTPUT VOLTAGE SWING vs LOAD CURRENT, V_S = $\pm 15V$




FIGURE 25. SUPPLY CURRENT vs TEMPERATURE vs SUPPLY VOLTAGE






FIGURE 24. OUTPUT VOLTAGE SWING vs LOAD CURRENT, $V_S = \pm 5V$



Typical Performance Curves $v_s = \pm 15V$, $v_{CM} = 0V$, $R_L = Open$, $T_A = +25$ °C, unless otherwise specified. (Continued)








FIGURE 29. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz, $V_S = \pm 18V$






FIGURE 31. THD+N vs FREQUENCY vs TEMPERATURE, A_V = 1, 10, R_L = 2k








FIGURE 30. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz, $V_S = \pm 5V$




FIGURE 32. THD+N vs FREQUENCY vs TEMPERATURE, $A_V = 1, 10, R_L = 10k$




FIGURE 33. THD+N vs OUTPUT VOLTAGE (VOUT) vs TEMPERATURE, $A_{V} = 1, 10, R_{L} = 2k$




FIGURE 34. THD+N vs OUTPUT VOLTAGE (VOUT) vs TEMPERATURE, $A_V = 1, 10, R_L = 10k$




FIGURE 35. LARGE SIGNAL 10V STEP RESPONSE, $V_S = \pm 15V$




FIGURE 36. LARGE SIGNAL 4V STEP RESPONSE, $V_S = \pm 5V$








FIGURE 38. NO PHASE REVERSAL




13 intersil












FIGURE 42. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME, $V_{S} = \pm 5V$





FIGURE 44. OUTPUT IMPEDANCE vs FREQUENCY, $V_S = \pm 5V$

60 V_S = ±5V $A_{\rm V} = 100$ 50 5 INPUT $R_L = 10k$ $V_{IN} = 50 m V_{P-P}$ OVERDRIVE = 1V 4 40 OUTPUT (V) INPUT (mV) OUTPUT 30 3 20 2 10 0 0 8 20 28 32 36 0 4 12 16 24 40 TIME (µs)

FIGURE 41. POSITIVE OUTPUT OVERLOAD RESPONSE TIME, $V_s = \pm 5V$








FIGURE 45. OVERSHOOT vs CAPACITIVE LOAD, $V_S = \pm 15V$




FIGURE 46. OVERSHOOT vs CAPACITIVE LOAD, $V_s = \pm 5V$





FIGURE 47. IMAX OUTPUT VOLTAGE vs FREQUENCY





Applications Information

Functional Description

The ISL70218SEH is a dual, 3.2MHz, single or dual supply, rail-to-rail output amplifier with a common mode input voltage range extending to a range of 0.5V below the V- rail. The input stage is optimized for precision sensing of ground-referenced signals in single-supply applications. The input stage is able to handle large input differential voltages without phase inversion, making this amplifier suitable for high-voltage comparator applications. The bipolar design features high open loop gain and excellent DC input and output temperature stability. This op amp features very low quiescent current of 850µA, and low temperature drift. The device is fabricated in a new precision 40V complementary bipolar DI process and is immune from latch-up for up to a 36V supply range.

Operating Voltage Range

The op amp is designed to operate over a single supply range of 3V to 36V or a split supply voltage range of $\pm 1.8V/\pm 1.2V$ to $\pm 18V$. The device is fully characterized at 30V ($\pm 15V$). Both DC and AC performance remain virtually unchanged over the complete operating voltage range. Parameter variation with operating voltage is shown in the "Typical Performance Curves" beginning on page 8.

The input common mode voltage to the V+ rail (V+ - 1.8V over the full temperature range) may limit amplifier operation when operating from split V+ and V- supplies. Figure 4 shows the common mode input voltage range variation over temperature.

Input Stage Performance

The ISL70218SEH PNP input stage has a common mode input range extending up to 0.5V below ground at +25°C. Full amplifier performance is guaranteed for input voltage down to ground (V-) over the -55°C to +125°C temperature range. For common mode voltages down to -0.5V below ground (V-), the amplifiers are fully functional, but performance degrades slightly over the full temperature range. This feature provides excellent CMRR, AC performance, and DC accuracy when amplifying low-level, ground-referenced signals.

The input stage has a maximum input differential voltage equal to a diode drop greater than the supply voltage and does not contain the back-to-back input protection diodes found on many similar amplifiers. This feature enables the device to function as a precision comparator by maintaining very high input impedance for high-voltage differential input comparator voltages. The high differential input impedance also enables the device to operate reliably in large signal pulse applications, without the need for anti-parallel clamp diodes required on MOSFET and most bipolar input stage op amps. Thus, input signal distortion caused by nonlinear clamps under high slew rate conditions is avoided.

In applications in which one or both amplifier input terminals is at risk of exposure to voltages beyond the supply rails, current-limiting resistors may be needed at each input terminal (see Figure 49, R_{IN} +, R_{IN} -) to limit current through the power-supply ESD diodes to 20mA.




FIGURE 49. INPUT ESD DIODE CURRENT LIMITING

Output Drive Capability

The bipolar rail-to-rail output stage features low saturation levels that enable an output voltage swing to less than 15mV when the total output load (including feedback resistance) is held below $50\mu A$ (Figures 21 and 22). With ±15V supplies, this can be achieved by using feedback resistor values >300k Ω .

The output stage is internally current limited. Output current limit over temperature is shown in Figures 23 and 24. The amplifiers can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. This applies to only one amplifier at a time for the dual op amp. Continuous operation under these conditions may degrade long-term reliability.

The amplifiers perform well when driving capacitive loads (Figures 45 and 46). The unity gain, voltage follower (buffer) configuration provides the highest bandwidth but is also the most sensitive to ringing produced by load capacitance found in BNC cables. Unity gain overshoot is limited to 35% at capacitance values to 0.33nF. At gains of 10 and higher, the device is capable of driving more than 10nF without significant overshoot.

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL70218SEH is immune to output phase reversal out to 0.5V beyond the rail (V_{ABS MAX}) limit (Figure 38).

Single Channel Usage

The ISL70218SEH is a dual op amp. If the application requires only one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel oscillates if the input and output pins are floating. This results in higher-than-expected supply currents and possible noise injection into the channel being used. The proper way to prevent oscillation is to short the output to the inverting input, and ground the positive input (Figure 50).



FIGURE 50. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

Power Dissipation

It is possible to exceed the +150 °C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$\mathbf{T}_{\mathsf{JMAX}} = \mathbf{T}_{\mathsf{MAX}} + \theta_{\mathsf{JA}} \mathbf{X} \mathbf{P} \mathbf{D}_{\mathsf{MAXTOTAL}}$$
(EQ. 1)

where

- PD_{MAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- T_{MAX} = Maximum ambient temperature
- Θ_{JA} = Thermal resistance of the package

 $\ensuremath{\text{PD}_{\text{MAX}}}$ for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_{S} \times I_{qMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)

where

- PD_{MAX} = Maximum power dissipation of one amplifier
- V_S = Total supply voltage
- I_{qMAX} = Maximum quiescent supply current of one amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance

Package Characteristics

Weight of Packaged Device

0. 4029 grams (Typical)

Lid Characteristics

Finish: Gold Case Isolation to Any Lead: 20 x 10⁹ Ω (min)

Die Characteristics

Die Dimensions

1565 μ m x 2125 μ m (62mils x 84mils) Thickness: 355 μ m ± 25 μ m (14 mils ± 1 mil)

Interface Materials

GLASSIVATION

Type: Nitrox Thickness: 15kÅ

Metallization Mask Layout

TOP METALLIZATION

Type: AlCu (99.5%/0.5%) Thickness: 30kÅ

BACKSIDE FINISH

Silicon

PROCESS

Dielectrically Isolated Complementary Bipolar - PR40

ASSEMBLY RELATED INFORMATION

SUBSTRATE POTENTIAL

Floating

ADDITIONAL INFORMATION

WORST CASE CURRENT DENSITY

 $< 2 \text{ x } 10^5 \text{ A/cm}^2$




TABLE 1. DIE LAYOUT X-Y COORDINATES

PAD NAME	PAD NUMBER	Χ (μm)	Υ (μm)	dX (μm)	dY (µm)	BOND WIRES PER PAD
OUT_A	1	16.5	1670	70	70	1
-IN_A	6	-3	1015	70	70	1
+IN_A	7	-3	771	70	70	1
V-	8	0	0	70	70	1
+IN_B	12	1287	719.5	70	70	1
-IN_B	11	1287	963.5	70	70	1
OUT_B	10	1267.5	1115.5	70	70	1
V+	9	1284	1746.5	70	70	1

NOTE:

6. Origin of coordinates is the centroid of pad 8.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
August 24, 2012	FN7957.1	 Electrical Specification tables (pages 3-6), added specs on overshoot and rise/fall times. Page 3 - Added Abs Max in a non radiation environment Changed ESD HBM from 3kV to 2kV Changed ESD CDM from 2kV to 750V
February 16, 2012	FN7957.0	Initial Release

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <u>www.intersil.com/products</u> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL70218SEH

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product_tree


Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

19 intersil

Ceramic Metal Seal Flatpack Packages (Flatpack)





NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
- 2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 5. N is the maximum number of terminal positions.
- 6. Measure dimension S1 at all four corners.
- 7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- 8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.

20

- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

K10.A MIL-STD-1835 CDFP3-F10 (F-4A, CONFIGURATION B) 10 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

SYMBOL	INCHES		MILLIMETERS		
	MIN	MAX	MIN	MAX	NOTES
А	0.045	0.115	1.14	2.92	-
b	0.015	0.022	0.38	0.56	-
b1	0.015	0.019	0.38	0.48	-
с	0.004	0.009	0.10	0.23	-
c1	0.004	0.006	0.10	0.15	-
D	-	0.290	-	7.37	3
Е	0.240	0.260	6.10	6.60	-
E1	-	0.280	-	7.11	3
E2	0.125	-	3.18	-	-
E3	0.030	-	0.76	-	7
e	0.050 BSC		1.27 BSC		-
k	0.008	0.015	0.20	0.38	2
L	0.250	0.370	6.35	9.40	-
Q	0.026	0.045	0.66	1.14	8
S1	0.005	-	0.13	-	6
М	-	0.0015	-	0.04	-
Ν	1	0		10	-

Rev. 0 3/07