

# Quad, 12-Bit DAC Voltage Output with Readback

## DAC8412/DAC8413

#### **FEATURES**

+5 V to ±15 V Operation
Unipolar or Bipolar Operation
True Voltage Output
Double-Buffered Inputs
Reset to Min (DAC8413) or Center Scale (DAC8412)
Fast Bus Access Time
Readback


APPLICATIONS
Automatic Test Equipment
Digitally Controlled Calibration
Servo Controls
Process Control Equipment

### **GENERAL DESCRIPTION**

The DAC8412 and DAC8413 are quad, 12-bit voltage output DACs with readback capability. Built using a complementary BiCMOS process, these monolithic DACs offer the user very high package density.

Output voltage swing is set by the two reference inputs  $V_{REFH}$  and  $V_{REFL}$ . By setting the  $V_{REFL}$  input to 0 V and  $V_{REFH}$  to a positive voltage, the DAC will provide a unipolar positive output range. A similar configuration with  $V_{REFH}$  at 0 V and  $V_{REFL}$  at a negative voltage will provide a unipolar negative output range. Bipolar outputs are configured by connecting both  $V_{REFH}$  and  $V_{REFL}$  to nonzero voltages. This method of setting output voltage range has advantages over other bipolar offsetting methods because it is not dependent on internal and external resistors with different temperature coefficients.

#### FUNCTIONAL BLOCK DIAGRAM



Digital controls allow the user to load or read back data from any DAC, load any DAC and transfer data to all DACs at one time.

An active low RESET loads all DAC output registers to midscale for the DAC8412 and zero scale for the DAC8413.

The DAC8412/DAC8413 are available in 28-lead plastic DIP, PLCC and LCC packages. They can be operated from a wide variety of supply and reference voltages with supplies ranging from single +5 V to  $\pm 15$  V, and references from +2.5 V to  $\pm 10$  V. Power dissipation is less than 330 mW with  $\pm 15$  V supplies and only 60 mW with a +5 V supply.

For MIL-STD-883 applications, contact your local ADI sales office for the DAC8412/DAC8413/883 data sheet which specifies operation over the -55°C to +125°C temperature range. All 883 parts are also available on Standard Military Drawings 5962-91 76401MXA through 76404M3A.




Figure 1. INL vs. Code Over Temperature

### REV. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2000

 $\begin{array}{l} \textbf{DAC8412/DAC8413-SPECIFICATIONS} \\ \textbf{ELECTRICAL CHARACTERISTICS} & (@V_{DD}=+15.0 \text{ V}, V_{SS}=-15.0 \text{ V}, V_{LOGIC}=+5.0 \text{ V}, V_{REFH}=+10.0 \text{ V}, V_{REFL}=-10.0 \text{ V}, \\ -40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C} \text{ unless otherwise noted. See Note 1 for supply variations.}) \end{array}$ 

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Integral Nonlinearity Error	INL	E Grade		0.25	±0.5	LSB
	INL	F Grade			±1	LSB
Differential Nonlinearity Error	DNL	Monotonic Over Temperature	-1			LSB
Min-Scale Error	V <sub>ZSE</sub>	$R_{L} = 2 k\Omega$			±2	LSB
Full-Scale Error	V <sub>FSE</sub>	$R_L = 2 k\Omega$			±2	LSB
Min-Scale Tempco	TCV <sub>ZSE</sub>	$R_{L} = 2 k\Omega$		15		ppm/°C
Full-Scale Tempco	$TCV_{FSE}$	$R_{L}^{L} = 2 k\Omega$		20		ppm/°C
Linearity Matching	ran	Adjacent DAC Matching		±1		LSB
REFERENCE		, ,				
Positive Reference Input Voltage Range		Note 2	V <sub>REFL</sub> + 2.5		$V_{\mathrm{DD}} - 2.5$	V
Negative Reference Input Voltage Range		Note 2	-10		$V_{REFH} - 2.5$	V
Reference High Input Current	$I_{REFH}$	11010 2	-2.75	+1.5	+2.75	mA
Reference Low Input Current	I <sub>REFL</sub>		0	+2	+2.75	mA
Large Signal Bandwidth	BW	$-3 \text{ dB}, V_{\text{REFH}} = 0 \text{ V to } +10 \text{ V p-p}$		160	12.19	kHz
AMPLIFIER CHARACTERISTICS	D W	Jab, Vresh O V to 110 V p p		100		KIIZ
Output Current	I <sub>OUT</sub>	$R_{L} = 2 \text{ k}\Omega, C_{L} = 100 \text{ pF}$	_5		+5	mA
Settling Time	t <sub>S</sub>	$t_{\rm L} = 2 \text{ ks2}, C_{\rm L} = 100 \text{ pr}$ to 0.01%, 10 V Step, R <sub>L</sub> = 1 k $\Omega$		10	. ,	μs
Slew Rate	SR	10% to 90%		2.2		V/μs
Analog Crosstalk	J.K	10/0 to 90/0		72		dΒ
				12		ub
LOGIC CHARACTERISTICS		T - 1250C				177
Logic Input High Voltage	$V_{\rm INH}$	$T_A = +25^{\circ}C$	2.4		0.0	V
Logic Input Low Voltage	V <sub>INL</sub>	$T_A = +25^{\circ}C$			0.8	V
Logic Output High Voltage	V <sub>OH</sub>	$I_{OH} = +0.4 \text{ mA}$	2.4		2.4	V
Logic Output Low Voltage	V <sub>OL</sub>	$I_{OL} = -1.6 \text{ mA}$			0.4	V.
Logic Input Current	$I_{IN}$				1	μA
Input Capacitance	$C_{IN}$			8		pF
Digital Feedthrough <sup>3</sup>		$V_{REFH}$ = +2.5 V, $V_{REFL}$ = 0 V		5		nV-s
LOGIC TIMING CHARACTERISTICS <sup>3</sup>		Note 4				
Chip Select Write Pulsewidth	$t_{WCS}$		80			ns
Write Setup	$t_{WS}$	$t_{WCS} = 80 \text{ ns}$	0			ns
Write Hold	$t_{ m WH}$	$t_{WCS} = 80 \text{ ns}$	0			ns
Address Setup	t <sub>AS</sub>		0			ns
Address Hold	t <sub>AH</sub>		0			ns
Load Setup	$t_{LS}$		70			ns
Load Hold	$t_{LH}$		30			ns
Write Data Setup	$t_{ m WDS}$	$t_{WCS} = 80 \text{ ns}$	20			ns
Write Data Hold	$t_{\mathrm{WDH}}$	$t_{WCS} = 80 \text{ ns}$	0			ns
Load Data Pulsewidth	$t_{ m LDW}$		170			ns
Reset Pulsewidth	t <sub>RESET</sub>		140			ns
Chip Select Read Pulsewidth	t <sub>RCS</sub>		130			ns
Read Data Hold	t <sub>RDH</sub>	$t_{RCS} = 130 \text{ ns}$	0			ns
Read Data Setup	t <sub>RDS</sub>	$t_{RCS} = 130 \text{ ns}$	0			ns
Data to Hi Z	$t_{\mathrm{DZ}}$	$C_L = 10 \text{ pF}$			200	ns
Chip Select to Data	t <sub>CSD</sub>	$C_L = 100 \text{ pF}$			160	ns
SUPPLY CHARACTERISTICS						
Power Supply Sensitivity	PSS	$14.25 \text{ V} \le \text{V}_{\text{DD}} \le 15.75 \text{ V}$			150	ppm/V
Positive Supply Current	$I_{ m DD}$	$V_{REFH} = +2.5 \text{ V}$		8.5	12	mA
Negative Supply Current	I <sub>SS</sub>		-10	-6.5		mA
Power Dissipation	P <sub>DISS</sub>				330	mW

### NOTES

Specifications subject to change without notice.

 $<sup>^{1}</sup>$ All supplies can be varied  $\pm 5\%$ , and operation is guaranteed. Device is tested with nominal supplies.

<sup>&</sup>lt;sup>2</sup>Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

<sup>&</sup>lt;sup>3</sup>All parameters are guaranteed by design.

<sup>&</sup>lt;sup>4</sup>All input control signals are specified with tr = tf = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

# 

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Integral Nonlinearity Error	INL	E Grade		1/2	±1	LSB
·	INL	F Grade			±2	LSB
	INL	$V_{SS} = 0.0 \text{ V}$ ; E Grade <sup>2</sup>			±2	LSB
	INL	$V_{SS} = 0.0 \text{ V}; \text{ F Grade}^2$			$\pm 4$	LSB
Differential Nonlinearity Error	DNL	Monotonic Over Temperature	-1			LSB
Min-Scale Error	V <sub>ZSE</sub>	$V_{SS} = -5.0 \text{ V}$			$\pm 4$	LSB
Full-Scale Error	$V_{FSE}$	$V_{SS} = -5.0 \text{ V}$			$\pm 4$	LSB
Min-Scale Error	V <sub>ZSE</sub>	$V_{SS} = 0.0 \text{ V}$			±8	LSB
Full-Scale Error	$V_{FSE}$	$V_{SS} = 0.0 \text{ V}$			±8	LSB
Min-Scale Tempco	TCV <sub>ZSE</sub>			100		ppm/°C
Full-Scale Tempco	$TCV_{FSE}$			100		ppm/°C
Linearity Matching		Adjacent DAC Matching		±1		LSB
REFERENCE						
Positive Reference Input Voltage Range		Note 3	$V_{REFL} + 2.5$	5	$V_{\mathrm{DD}}$ – 2.5	V
Negative Reference Input Voltage Range		$V_{SS} = 0.0 \text{ V}$	0		$V_{REFH} - 2.5$	
		$V_{SS} = -5.0 \text{ V}$	-2.5		$V_{REFH} - 2.5$	V
Reference High Input Current	$I_{REFH}$	Code 000H	-1.0		+1.0	mA
Large Signal Bandwidth	BW	$-3 \text{ dB}, V_{\text{REFH}} = 0 \text{ V to } 2.5 \text{ V p-p}$		450		kHz
AMPLIFIER CHARACTERISTICS						
Output Current	$I_{OUT}$	$R_{L} = 2 \text{ k}\Omega, C_{L} = 100 \text{ pF}$	-1.25		+1.25	mA
Settling Time	t <sub>S</sub>	to 0.01%, 2.5 V Step, $R_L = 1 \text{ k}\Omega$		7		μs
Slew Rate	SR	10% to 90%		2.2		V/µs
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V <sub>INH</sub>	$T_A = +25^{\circ}C$	2.4			V
Logic Input Low Voltage	V <sub>INL</sub>	$T_A = +25^{\circ}C$			0.8	V
Logic Output High Voltage	V <sub>OH</sub>	$I_{OH} = +0.4 \text{ mA}$	2.4			V
Logic Output Low Voltage	V <sub>OL</sub>	$I_{OL} = -1.6 \text{ mA}$			0.45	V.
Logic Input Current	I <sub>IN</sub>			0	1	μA
Input Capacitance	C <sub>IN</sub>			8		pF
LOGIC TIMING CHARACTERISTICS <sup>4</sup>		Note 5	150			
Chip Select Write Pulsewidth	t <sub>WCS</sub>	150	150			ns
Write Setup	t <sub>WS</sub>	$t_{WCS} = 150 \text{ ns}$	0			ns
Write Hold	t <sub>WH</sub>	$t_{WCS} = 150 \text{ ns}$	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$			ns
Address Setup	t <sub>AS</sub>		1			ns
Address Hold	t <sub>AH</sub>		$\begin{vmatrix} 0 \\ 70 \end{vmatrix}$			ns
Load Setup Load Hold	t <sub>LS</sub>		50			ns
Write Data Setup	t <sub>LH</sub>	$t_{WCS} = 150 \text{ ns}$	20			ns
Write Data Setup Write Data Hold	t <sub>WDS</sub>	$t_{WCS} = 150 \text{ ns}$ $t_{WCS} = 150 \text{ ns}$	0			ns
Load Data Pulsewidth	t <sub>WDH</sub>	rwcs - 130 H2	180			ns ns
Reset Pulsewidth	t <sub>LDW</sub>		150			ns
Chip Select Read Pulsewidth	t <sub>RESET</sub>		170			ns ns
Read Data Hold	t <sub>RCS</sub>	$t_{RCS} = 170 \text{ ns}$	20			ns
Read Data Setup	t <sub>RDH</sub>	$t_{RCS} = 170 \text{ ns}$ $t_{RCS} = 170 \text{ ns}$	0			ns
Data to Hi Z	t <sub>RDS</sub>	$C_L = 10 \text{ pF}$			200	ns
Chip Select to Data	t <sub>CSD</sub>	$C_L = 100 \text{ pF}$			320	ns
SUPPLY CHARACTERISTICS	1 302					
Power Supply Sensitivity	PSS			100		ppm/V
Positive Supply Current	$I_{\mathrm{DD}}$			7	12	mA
Negative Supply Current	I <sub>SS</sub>	$V_{SS} = -5.0 \text{ V}$	-10			mA
Power Dissipation	P <sub>DISS</sub>	$V_{SS} = 0 V$		60		mW
		$V_{SS} = -5 \text{ V}$		110		mW

#### NOTES

 $<sup>^{1}</sup>$ All supplies can be varied  $\pm 5\%$ , and operation is guaranteed. Device is tested with  $V_{DD}$  = +4.75 V.

 $<sup>^2</sup>$ For single supply operation only ( $V_{REFL} = 0.0 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ): Due to internal offset errors, INL and DNL are measured beginning at code 2 (002 H).

<sup>&</sup>lt;sup>3</sup>Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

<sup>&</sup>lt;sup>4</sup>All parameters are guaranteed by design.

<sup>&</sup>lt;sup>5</sup>All input control signals are specified with tr = tf = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

Specifications subject to change without notice.




Figure 2. Data Output (Read Timing)




Figure 3. Data WRITE (Input and Output Registers) Timing




Figure 4. Single Buffer Mode





Figure 5. Double Buffer Mode



$$\begin{split} &V_{DD}=+15V,\,V_{SS}=-15V,\,V_{REFH}=+10V,\,V_{REFL}=0V\\ &R1=10\Omega,\,R2=100\Omega,\,R3=5k\Omega,\,R4=10k\Omega,\,R5=100k\Omega,\\ &R6=47\Omega\;FOR\;LCC,\,R6=100\Omega\;FOR\;DIP\\ &C1=4.7\mu F\;(ONCE\;PER\;PORT),\,C2=0.01\mu F\;(EACH\;DEVICE)\\ &D1=1N4001\;OR\;EQUIVALENT\;(ONCE\;PER\;PORT) \end{split}$$

Figure 6. Burn-In Diagram

### ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{SS}$ to $V_{DD}$
$V_{SS}$ to $V_{LOGIC}$ 0.3 V, +33.0 V
V <sub>LOGIC</sub> to DGND0.3 V, +7.0 V
$V_{SS}$ to $V_{REFL}$
$V_{REFH}$ to $V_{DD}$
$V_{REFH}$ to $V_{REFL}$ +2.0 V, $V_{SS}$ – $V_{DD}$
Current into Any Pin 4 ±15 mA
Digital Input Voltage to DGND0.3 V, V <sub>LOGIC</sub> +0.3 V
Digital Output Voltage to DGND0.3 V, +7.0 V
Operating Temperature Range
ET, FT, EP, FP, FPC40°C to +85°C
AT, BT, BTC –55°C to +125°C
Dice Junction Temperature +150°C
Storage Temperature65°C to +150°C
Power Dissipation Package 1000 mW
Lead Temperature (Soldering, 60 sec) +300°C

### **Thermal Resistance**

Package Type	$\theta_{JA}^{\star}$	$\theta_{JC}$	Units
(_)	48	22	°C/W °C/W
28-Lead Hermetic Leadless Chip Carrier (TC)	70	28	°C/W
28-Lead Plastic Leaded Chip Carrier (PC)	63	25	°C/W

 $<sup>^\</sup>star\theta_{JA}$  is specified for worst-case mounting conditions, i. e.,  $\theta_{JA}$  is specified for device in socket.

### ORDERING INFORMATION1, 2

INL (LSB)	Military <sup>3</sup> Temperature -55°C to +125°C	Extended Industrial <sup>3</sup> Temperature -40°C to +85°C	Package Description	Package Option
±1		DAC8412FPC	PLCC	P-28A
$\pm 1.5$	DAC8412BTC/883		LCC	E-28A
0.5		DAC8412EP	Plastic DIP	N-28
±1		DAC8412FP	Plastic DIP	N-28
±1		DAC8413FPC	PLCC	P-28A
±1.5	DAC8413BTC/883		LCC	E-28A
$\pm 0.5$		DAC8413EP	Plastic DIP	N-28
$\pm 1$		DAC8413FP	Plastic DIP	N-28

#### NOTES

### CAUTION

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation at or above this specification is not implied. Exposure to the above maximum rating conditions for extended periods may affect device reliability.
- 2. Digital inputs and outputs are protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam or packaging at all times until ready to use. Use proper antistatic handling procedures.



- 3. Remove power before inserting or removing units from their sockets.
- 4. Analog outputs are protected from short circuit to ground or either supply.

REV. D \_5\_

Die Size 0.225 x 0.165 inches, 37,125 sq. mils (5.715 x 4.191 mm, 23.95 sq. mm). Substrate should be connected to VDD; Transistor Count = 2595.

<sup>&</sup>lt;sup>2</sup>Burn-in is available on extended industrial temperature range parts in cerdip.


<sup>&</sup>lt;sup>3</sup>A complete /883 data sheet is available. For availability and burn-in information, contact your local sales office.

### PIN FUNCTION DESCRIPTIONS


Pin	Name	Description
1	$V_{REFH}$	High-Side DAC Reference Input
2	V <sub>OUTB</sub>	DAC B Output
3	V <sub>OUTA</sub>	DAC A Output
4	V <sub>SS</sub>	Lower-Rail Power Supply
5	DGND	Digital Ground
6	RESET	Reset Input and Output Registers to all 0s, Enabled at Active Low
7	LDAC	Load Data to DAC, Enabled at Active Low
8	DB0	Data Bit 0, LSB
9	DB1	Data Bit 1
10	DB2	Data Bit 2
11	DB3	Data Bit 3
12	DB4	Data Bit 4
13	DB5	Data Bit 5
14	DB6	Data Bit 6
15	DB7	Data Bit 7
16	DB8	Data Bit 8
17	DB9	Data Bit 9
18	DB10	Data Bit 10
19	DB11	Data Bit 11, MSB
20	R/W	Active Low to Write Data to DAC. Active High to Readback Previous Data at Data Bit Pins with V <sub>LOGIC</sub> Connected to +5 V
21	A1	Address Bit 1
22	A0	Address Bit 0
23	CS	Chip Select, Enabled at Active Low
24	$V_{LOGIC}$	Voltage Supply for Readback Function. Can be Open Circuit If Not Used
25	$V_{\mathrm{DD}}$	Upper-Rail Power Supply
26	V <sub>OUTD</sub>	DAC D Output
27	V <sub>OUTC</sub>	DAC C Output
28	$V_{REFL}$	Low-Side DAC Reference Input

### PIN CONFIGURATIONS


### Plastic DIP



### **PLCC**



### LCC



# Typical Performance Characteristics—DAC8412/DAC8413




Figure 7. DNL vs. V<sub>REFH</sub>




Figure 8. DNL vs. V<sub>REFH</sub>




Figure 9. INL vs. V<sub>REFH</sub>




Figure 10. INL vs. V<sub>REFH</sub>




Figure 11. Full-Scale Error vs. Time Accelerated by Burn-In




Figure 12. Zero-Scale Error vs. Time Accelerated by Burn-In




Figure 13. Full-Scale Error vs. Temperature




Figure 14. Zero-Scale Error vs. Temperature

REV. D \_\_7\_




Figure 15. Channel-to-Channel Matching  $(V_{SUPPLY} = \pm 15 V)$ 




Figure 16. Channel-to-Channel Matching  $(V_{SUPPLY} = +5 V/GND)$ 




Figure 17.  $I_{DD}$  vs.  $V_{REFH}$  All DACs High




Figure 18. INL vs. Code




Figure 19.  $I_{VREFH}$  vs. Code

\_8\_ REV. D




Figure 20. Settling Time (Positive)




Figure 21. Settling Time (Negative)




Figure 22. Positive Slew Rate




Figure 23. Negative Slew Rate




Figure 24. DAC 8412 INL vs. Load Resistance




Figure 25. DAC 8412 Output Swing vs. Load Resistance




Figure 26. Small Signal Response




Figure 27. Power Supply Current vs. Temperature




Figure 28. PSRR vs. Frequency

REV. D \_9\_




Figure 29. DAC8412 Noise Frequency vs. Noise Density




Figure 30. I<sub>OUT</sub> vs. V<sub>OUT</sub>




Figure 31. Broadband Noise




Figure 32. I<sub>OUT</sub> vs. V<sub>OUT</sub>




Figure 33. Glitch and Deglitched Results

### OPERATION

### Introduction

The DAC8412 and DAC8413 are quad, voltage output, 12-bit parallel input DACs featuring a 12-bit data bus with readback capability. The only differences between the DAC8412 and DAC8413 are the reset functions. The DAC8412 resets to midscale (code  $800_{\rm H}$ ) and the DAC8413 resets to minimum scale (code  $000_{\rm H}$ ).

The ability to operate from a single +5 V supply is a unique feature of these DACs.

Operation of the DAC8412 and DAC8413 can be viewed by dividing the system into three separate functional groups: the digital I/O and logic, the digital to analog converters and the output amplifiers.

#### **DACs**

Each DAC is a voltage switched, high impedance ( $R = 50 \text{ k}\Omega$ ), R-2R ladder configuration. Each 2R resistor is driven by a pair of switches that connect the resistor to either  $V_{REFH}$  or  $V_{REFI}$ .

### Glitch

Worst-case glitch occurs at the transition between half-scale digital code 1000 0000 0000 to half-scale minus 1 LSB, 0111 1111 1111. It can be measured at about 2 V µs. (See Figure 33.) For demanding applications such as waveform generation or

precision instrumentation control, a deglitcher circuit can be implemented with a standard sample-and-hold circuit. (See Figure 34.) When  $\overline{CS}$  is enabled by synchronizing the hold period to be longer than the glitch tradition, the output voltage can be smoothed with minimum disturbance. A quad sample-and-hold amplifier, SMP04, has been used to illustrate the deglitching result. (See Figure 33.)




Figure 34. Deglitcher Circuit

#### Reference Inputs

All four DACs share common reference high ( $V_{REFH}$ ) and reference low ( $V_{REFL}$ ) inputs. The voltages applied to these reference inputs set the output high and low voltage limits of all four of the DACs. Each reference input has voltage restrictions with respect to the other reference and to the power supplies. The  $V_{REFL}$  can be set at any voltage between  $V_{SS}$  and  $V_{REFH}-2.5~V$ , and  $V_{REFH}$  can be set to any value between  $+V_{DD}-2.5~V$  and  $V_{REFL}+2.5~V$ . Note that because of these restrictions the DAC8412 references cannot be inverted (i.e.,  $V_{REFL}$  cannot be greater than  $V_{REFH}$ ).

It is important to note that the DAC8412's  $V_{REFH}$  input both sinks and sources current. Also the input current of both  $V_{REFH}$  and  $V_{REFL}$  are code dependent. Many references have limited current sinking capability and must be buffered with an amplifier to drive  $V_{REFH}$ . The  $V_{REFL}$  has no such special requirements.

It is recommended that the reference inputs be bypassed with 0.2  $\mu$ F capacitors when operating with  $\pm 10$  V references. This limits the reference bandwidth.

### Digital I/O

See Table I for digital control logic truth table. Digital I/O consists of a 12-bit bidirectional data bus, two registers select inputs, A0 and A1, a R/ $\overline{W}$  input, a  $\overline{RESET}$  input, a Chip Select ( $\overline{CS}$ ), and a Load DAC ( $\overline{LDAC}$ ) input. Control of the DACs and bus direction is determined by these inputs as shown in Table I. Digital data bits are labeled with the MSB defined as data bit "11" and the LSB as data bit "0." All digital pins are TTL/CMOS compatible.

See Figure 35 for a simplified I/O logic diagram. The register select inputs A0 and A1 select individual DAC registers "A" (binary code 00) through "D" (binary code 11). Decoding of the registers is enabled by the  $\overline{CS}$  input. When  $\overline{CS}$  is high no decoding takes place, and neither the writing nor the reading of the input registers is enabled. The loading of the second bank of registers is controlled by the asynchronous  $\overline{LDAC}$  input. By taking  $\overline{LDAC}$  low while  $\overline{CS}$  is enabled, all output registers can be updated simultaneously. Note that the  $t_{LDW}$  required pulsewidth for updating all DACs is a minimum of 170 ns.

The  $R\overline{W}$  input, when enabled by  $\overline{CS}$ , controls the writing to and reading from the input register.

#### Coding

Both the DAC8412 and DAC8413 use binary coding. The output voltage can be calculated by:

$$V_{OUT} = V_{REFL} + \frac{(V_{REFH} - V_{REFL}) \times N}{4096}$$

where N is the digital code in decimal.

### RESET

The  $\overline{RESET}$  function can be used either at power-up or at any time during the DAC's operation. The  $\overline{RESET}$  function is independent of  $\overline{CS}$ . This pin is active LOW and sets the DAC output registers to either center code for the DAC8412, or zero code for the DAC8413. The reset to center code is most useful when the DAC is configured for bipolar references and an output of zero volts after reset is desired.

### **Supplies**

Supplies required are  $V_{SS}$ ,  $V_{DD}$  and  $V_{LOGIC}$ . The  $V_{SS}$  supply can be set between -15 V and 0 V.  $V_{DD}$  is the positive supply; its operating range is between +5 V and +15 V.

 $V_{\rm LOGIC}$  is the digital output supply voltage for the readback function. It is normally connected to +5 V. This pin is a logic reference input only. It does not supply current to the device. If you are not using the readback function,  $V_{\rm LOGIC}$  can be left open-circuit. While  $V_{\rm LOGIC}$  does not supply current to the DAC8412, it does supply currents to the digital outputs when readback is used.

### **Amplifiers**

Unlike many voltage output DACs, the DAC8412 features buffered voltage outputs. Each output is capable of both sourcing and sinking 5 mA at  $\pm 10$  volts, eliminating the need for external amplifiers when driving 500 pF or smaller capacitive load in most applications. These amplifiers are short-circuit protected.

T. 1.1. T	DA 0044	2/10 / 00/412	T T . 1.1
I able I.	DAC841	2/DAC8413	Logic Table

A1	A0	R/W	CS	RS	LDAC	INPUT REG	OUTPUT REG	MODE	DAC
L	L	L	L	Н	L	WRITE	WRITE	Transparent	A
L	Н	L	L	H	L	WRITE	WRITE	Transparent	В
H	L	L	L	H	L	WRITE	WRITE	Transparent	С
H	Н	L	L	H	L	WRITE	WRITE	Transparent	D
L	L	L	L	Н	H	WRITE	HOLD	WRITE INPUT	A
L	Н	L	L	H	H	WRITE	HOLD	WRITE INPUT	В
H	L	L	L	H	H	WRITE	HOLD	WRITE INPUT	C
H	Н	L	L	Н	H	WRITE	HOLD	WRITE INPUT	D
L	L	Н	L	H	H	READ	HOLD	READ INPUT	A
L	Н	Н	L	H	H	READ	HOLD	READ INPUT	В
H	L	Н	L	Н	H	READ	HOLD	READ INPUT	С
H	Н	Н	L	H	H	READ	HOLD	READ INPUT	D
X	X	X	H	Н	L	HOLD	Update all output registers		All
X	X	X	Н	H	H	HOLD	HOLD	HOLD	All
X	X	X	X	L	X	*All registers reset to mid/zero-scale			All
X	X	X	Н	<u> </u>	X	*All registers latched to mid/zero-scale			All

<sup>\*</sup>DAC8412 resets to midscale, and DAC8413 resets to zero scale. L = Logic Low; H = Logic High; X - Don't Care. Input and Output registers are transparent when asserted.

REV. D –11–




Figure 35. Simplified I/O Logic Diagram

Careful attention to grounding is important to accurate operation of the DAC8412. This is not because the DAC8412 is more sensitive than other 12-bit DACs, but because with four outputs and two references there is greater potential for ground loops. Since the DAC8412 has no analog ground, the ground must be specified with respect to the reference.

### **Reference Configurations**

Output voltage ranges can be configured as either unipolar or bipolar, and within these choices a wide variety of options exists. The unipolar configuration can be either positive or negative voltage output, and the bipolar configuration can be either symmetrical or nonsymmetrical.




Figure 36. Unipolar +10 V Operation




Figure 37. Symmetrical Bipolar Operation

Figure 37 (Symmetrical Bipolar Operation) shows the DAC8412 configured for  $\pm 10$  V operation. Note: See the AD688 data sheet for a full explanation of reference operation. Adjustments may not be required for many applications since the AD688 is a very high accuracy reference. However if additional adjustments are required, adjust the DAC8412 full scale first. Begin by loading the digital full-scale code (FFFH), and then adjust the Gain Adjust potentiometer to attain a DAC output voltage of 9.9976 V. Then, adjust the Balance Adjust to set the center scale output voltage to 0.000 V.

–12– REV. D

The 0.2  $\mu F$  bypass capacitors shown at the reference inputs in Figure 37 should be used whenever  $\pm 10$  V references are used. Applications with single references or references to  $\pm 5$  V may not require the 0.2  $\mu F$  bypassing. The 6.2  $\Omega$  resistor in series with the output of the reference amplifier is to keep the amplifier from oscillating with the capacitive load. We have found that this is large enough to stabilize this circuit. Larger resistor values are acceptable, provided that the drop across the resistor doesn't exceed a  $V_{BE}$ . Assuming a minimum  $V_{BE}$  of 0.6 V and a maximum current of 2.75 mA, then the resistor should be under 200  $\Omega$  for the loading of a single DAC8412.

Using two separate references is not recommended. Having two references could cause different drifts with time and temperature; whereas with a single reference, most drifts will track.

Unipolar positive full-scale operation can usually be set with a reference with the correct output voltage. This is preferable to using a reference and dividing down to the required value. For a 10 V full-scale output, the circuit can be configured as shown in Figure 38. In this configuration the full-scale value is set first by adjusting the  $10~\text{k}\Omega$  resistor for a full-scale output of 9.9976 V.




Figure 38. Unipolar –10 V Operation

Figure 38 shows the DAC8412 configured for –10 V to 0 V operation. A REF08 with a –10 V output is connected directly to  $V_{REFL}$  for the reference voltage.

#### Single +5 V Supply Operation

For operation with a +5 V supply, the reference voltage should be set between 1.0 V and +2.5 V for optimum linearity. Figure 39 shows a REF43 used to supply a +2.5 V reference voltage. The headroom of the reference and DAC are both sufficient to support a +5 V supply with  $\pm5\%$  tolerance.  $V_{\rm DD}$  and  $V_{\rm LOGIC}$  should be connected to the same supply. Separate bypassing to each pin should also be used.





Figure 39. +5 V Single Supply Operation

REV. D –13–


### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 28-Position Leadless Chip Carrier (TC Suffix)



### 28-Lead PLCC (P-28A) (PC Suffix)



### 28-Lead Epoxy DIP (N-28) (P Suffix)

