

PCA9548A 8-channel I<sup>2</sup>C switch with reset Rev. 01 — 15 April 2005

**Product data sheet** 

# 1. General description

The PCA9548A is an octal bi-directional translating switch controlled via the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active LOW reset input allows the PCA9548A to recover from a situation where one of the downstream I<sup>2</sup>C-buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I<sup>2</sup>C-bus state machine and causes all the channels to be deselected as does the internal Power-on reset function.

The pass gates of the switches are constructed such that the V<sub>DD</sub> pin can be used to limit the maximum high voltage which will be passed by the PCA9548A. This allows the use of different bus voltages on each pair, so that 1.8 V or 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

# 2. Features

- 1-of-8 bi-directional translating switches
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- Active LOW reset input
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C-bus
- Channel selection via I<sup>2</sup>C-bus, in any combination
- Power-up with all switch channels deselected
- Low R<sub>on</sub> switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Three packages offered: SO24, TSSOP24, and HVQFN24

# PHILIPS



# 3. Ordering information

Table 1:       Order $T_{amb} = -40 \degree C$ to         Type number	ering informa +85 °C Package	tion	
rype number	Name	Description	Version
	Name	Description	VEISIOII
PCA9548ABS	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body $4\times4\times0.85$ mm	SOT616-1
PCA9548AD	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9548APW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1


# 4. Marking

Table 2: Marki	ng codes
Type number	Topside mark
PCA9548ABS	548A
PCA9548AD	PCA9548AD
PCA9548APW	PCA9548A



8-channel I<sup>2</sup>C switch with reset

# 5. Block diagram




9397 750 13297



8-channel I<sup>2</sup>C switch with reset

# 6. Pinning information

# 6.1 Pinning



# 6.2 Pin description

SymbolPinDescriptionA0122address input 0A1223address input 1RESET324active LOW reset inputSD041serial data 0SC052serial clock 0SD163serial clock 1SD285serial clock 2SD3107serial clock 3Vss12911supply groundSD41310serial clock 4SC31512serial clock 4SD41310serial clock 4SD51512serial clock 4SD51512serial clock 5SD61714serial clock 5SD61714serial clock 6SD71916serial clock 7A22118address input 2SCL2219serial clock lineSDA2320serial clock lineSDA2320serial clock line	Table 3:	Pin desc	cription		
A0       1       22       address input 0         A1       2       23       address input 1         RESET       3       24       active LOW reset input         SD0       4       1       serial data 0         SC0       5       2       serial clock 0         SD1       6       3       serial clock 1         SC2       8       5       serial clock 1         SD2       8       5       serial clock 2         SC2       9       6       serial clock 3         SC2       9       6       serial clock 3         SC3       10       7       serial clock 3         Vss       12       9[1]       supply ground         SD4       13       10       serial clock 4         SC4       14       11       serial clock 4         SD5       15       12       serial clock 5         SD6       17       14       serial clock 6         SD7       19       16       serial clock 7         A2       21       18       address input 2         SC4       22       19       serial clock line         SD7       23       20	Symbol	P	Pin		Description
A1       2       23       address input 1         RESET       3       24       active LOW reset input         SD0       4       1       serial data 0         SC0       5       2       serial clock 0         SD1       6       3       serial clock 1         SD2       8       5       serial clock 1         SD2       8       5       serial clock 2         SD3       10       7       serial clock 3         VSS       12       911       supply ground         SD4       13       10       serial clock 4         SD5       15       12       serial clock 5         SD6       17       14       serial clock 6         SD7       19       16       serial clock 7         A2       21       18       address input 2         SCA       23       20       serial clock line         SDA       23       20<		S	O, TSSOP	HVQFN	
RESET         3         24         active LOW reset input           SD0         4         1         serial data 0           SC0         5         2         serial clock 0           SD1         6         3         serial clock 1           SC1         7         4         serial clock 1           SD2         8         5         serial clock 2           SD3         10         7         serial clock 3           Vss         12         911         supply ground           SD4         13         10         serial clock 4           SD4         13         10         serial clock 4           SD5         15         12         serial clock 4           SD5         15         12         serial clock 4           SD5         15         12         serial clock 5           SD6         17         14         serial clock 5           SD6         17         14         serial clock 6           SD7         19         16         serial clock 7           A2         21         18         address input 2           SC1         22         19         serial clock line           SDA <td>A0</td> <td>1</td> <td></td> <td>22</td> <td>address input 0</td>	A0	1		22	address input 0
SD0         4         1         serial data 0           SC0         5         2         serial clock 0           SD1         6         3         serial data 1           SC1         7         4         serial clock 1           SD2         8         5         serial data 2           SC2         9         6         serial clock 2           SD3         10         7         serial clock 3           Vss         12         9 <sup>[1]</sup> supply ground           SD4         13         10         serial clock 4           SC4         14         11         serial clock 4           SD4         13         10         serial data 4           SC4         14         11         serial clock 4           SD5         15         12         serial data 5           SC5         16         13         serial clock 5           SD6         17         14         serial clock 6           SD7         19         16         serial clock 7           A2         21         18         address input 2           SC1         22         19         serial clock line           SDA <t< td=""><td>A1</td><td>2</td><td></td><td>23</td><td>address input 1</td></t<>	A1	2		23	address input 1
SC0         5         2         serial clock 0           SD1         6         3         serial data 1           SC1         7         4         serial clock 1           SD2         8         5         serial data 2           SC2         9         6         serial clock 2           SD3         10         7         serial data 3           SC3         11         8         serial clock 3           Vss         12         9[1]         supply ground           SD4         13         10         serial clock 4           SC4         14         11         serial clock 4           SD5         15         12         serial data 5           SC5         16         13         serial clock 5           SD6         17         14         serial clock 6           SD7         19         16         serial clock 7           A2         21         18         address input 2           SCL         22         19         serial clock line           SDA         23         20         serial data line	RESET	3		24	active LOW reset input
SD1       6       3       serial data 1         SC1       7       4       serial clock 1         SD2       8       5       serial data 2         SC2       9       6       serial clock 2         SD3       10       7       serial data 3         SC3       11       8       serial clock 3         V <sub>SS</sub> 12       9 <sup>[1]</sup> supply ground         SD4       13       10       serial clock 4         SC4       14       11       serial clock 4         SD5       15       12       serial clock 5         SC5       16       13       serial clock 5         SD6       17       14       serial clock 6         SD7       19       16       serial clock 7         A2       21       18       address input 2         SCL       22       19       serial clock line         SDA       23       20       serial data line	SD0	4		1	serial data 0
SC1       7       4       serial clock 1         SD2       8       5       serial data 2         SC2       9       6       serial clock 2         SD3       10       7       serial data 3         SC3       11       8       serial clock 3         V <sub>SS</sub> 12       9 <sup>[1]</sup> supply ground         SD4       13       10       serial data 4         SC4       14       11       serial clock 4         SD5       15       12       serial data 5         SC5       16       13       serial clock 5         SD6       17       14       serial data 6         SC6       18       15       serial clock 6         SD7       19       16       serial clock 7         A2       21       18       address input 2         SCL       22       19       serial clock line         SDA       23       20       serial data line	SC0	5		2	serial clock 0
SD2         8         5         serial data 2           SC2         9         6         serial clock 2           SD3         10         7         serial data 3           SC3         11         8         serial clock 3           V <sub>SS</sub> 12         9[1]         supply ground           SD4         13         10         serial data 4           SC4         14         11         serial clock 4           SD5         15         12         serial clock 5           SD6         17         14         serial clock 5           SD6         17         14         serial data 6           SC6         18         15         serial clock 6           SD7         19         16         serial clock 7           A2         21         18         address input 2           SCL         22         19         serial clock line           SDA         23         20         serial data line	SD1	6		3	serial data 1
SC2       9       6       serial clock 2         SD3       10       7       serial data 3         SC3       11       8       serial clock 3         V <sub>SS</sub> 12       9[1]       supply ground         SD4       13       10       serial data 4         SC4       14       11       serial clock 4         SD5       15       12       serial data 5         SC5       16       13       serial clock 5         SD6       17       14       serial clock 6         SD7       19       16       serial data 7         SC7       20       17       serial clock 7         A2       21       18       address input 2         SCL       22       19       serial clock line         SDA       23       20       serial data line	SC1	7		4	serial clock 1
SD3       10       7       serial data 3         SC3       11       8       serial clock 3         V <sub>SS</sub> 12       9[1]       supply ground         SD4       13       10       serial data 4         SC4       14       11       serial clock 4         SD5       15       12       serial data 5         SC5       16       13       serial clock 5         SD6       17       14       serial clock 6         SD7       19       16       serial clock 7         SC7       20       17       serial clock 7         A2       21       18       address input 2         SCL       22       19       serial clock line         SDA       23       20       serial data line	SD2	8		5	serial data 2
SC3       11       8       serial clock 3         V <sub>SS</sub> 12       9[1]       supply ground         SD4       13       10       serial data 4         SC4       14       11       serial clock 4         SD5       15       12       serial data 5         SC5       16       13       serial clock 5         SD6       17       14       serial data 6         SC6       18       15       serial clock 6         SD7       19       16       serial clock 7         SC7       20       17       serial clock 7         A2       21       18       address input 2         SCL       22       19       serial data line	SC2	9		6	serial clock 2
V <sub>SS</sub> 12         9[1]         supply ground           SD4         13         10         serial data 4           SC4         14         11         serial clock 4           SD5         15         12         serial data 5           SC5         16         13         serial clock 5           SD6         17         14         serial data 6           SC6         18         15         serial clock 6           SD7         19         16         serial clock 7           A2         21         18         address input 2           SCL         22         19         serial data line	SD3	1	0	7	serial data 3
SD4       13       10       serial data 4         SC4       14       11       serial clock 4         SD5       15       12       serial data 5         SC5       16       13       serial clock 5         SD6       17       14       serial data 6         SC6       18       15       serial clock 6         SD7       19       16       serial clock 7         SC7       20       17       serial clock 7         A2       21       18       address input 2         SCL       22       19       serial data line	SC3	1	1	8	serial clock 3
SC4       14       11       serial clock 4         SD5       15       12       serial data 5         SC5       16       13       serial clock 5         SD6       17       14       serial data 6         SC6       18       15       serial clock 6         SD7       19       16       serial data 7         SC7       20       17       serial clock 7         A2       21       18       address input 2         SCL       22       19       serial data line	V <sub>SS</sub>	1:	2	9 <mark>[1]</mark>	supply ground
SD5         15         12         serial data 5           SC5         16         13         serial clock 5           SD6         17         14         serial data 6           SC6         18         15         serial clock 6           SD7         19         16         serial clock 7           SC7         20         17         serial clock 7           A2         21         18         address input 2           SCL         22         19         serial clock line           SDA         23         20         serial data line	SD4	1:	3	10	serial data 4
SC5         16         13         serial clock 5           SD6         17         14         serial data 6           SC6         18         15         serial clock 6           SD7         19         16         serial data 7           SC7         20         17         serial clock 7           A2         21         18         address input 2           SCL         22         19         serial clock line           SDA         23         20         serial data line	SC4	14	4	11	serial clock 4
SD61714serial data 6SC61815serial clock 6SD71916serial data 7SC72017serial clock 7A22118address input 2SCL2219serial clock lineSDA2320serial data line	SD5	1:	5	12	serial data 5
SC61815serial clock 6SD71916serial data 7SC72017serial clock 7A22118address input 2SCL2219serial clock lineSDA2320serial data line	SC5	10	6	13	serial clock 5
SD71916serial data 7SC72017serial clock 7A22118address input 2SCL2219serial clock lineSDA2320serial data line	SD6	1	7	14	serial data 6
SC72017serial clock 7A22118address input 2SCL2219serial clock lineSDA2320serial data line	SC6	18	8	15	serial clock 6
A22118address input 2SCL2219serial clock lineSDA2320serial data line	SD7	1	9	16	serial data 7
SCL2219serial clock lineSDA2320serial data line	SC7	2	0	17	serial clock 7
SDA 23 20 serial data line	A2	2	1	18	address input 2
	SCL	2	2	19	serial clock line
V <sub>DD</sub> 24 21 supply voltage	SDA	23	3	20	serial data line
	V <sub>DD</sub>	24	4	21	supply voltage

[1] HVQFN package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.




# 7. Functional description

Refer to Figure 1 "Block diagram of PCA9548A" on page 3.

### 7.1 Device address


Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9548A is shown in <u>Figure 5</u>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.



The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 7.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9548A, which will be stored in the control register. If multiple bytes are received by the PCA9548A, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.



### 7.2.1 Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9548A has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

**B**7 **B6 B5 B**3 **B2** B4 **B1 B0** Command 0 channel 0 disabled Х Х Х Х Х Х Х 1 channel 0 enabled 0 channel 1 disabled Х Х Х Х Х Х Х 1 channel 1 enabled 0 channel 2 disabled Х Х Х Х Х Х Х 1 channel 2 enabled 0 channel 3 disabled Х Х Х Х Х Х Х 1 channel 3 enabled 0 channel 4 disabled Х Х Х Х Х Х Х 1 channel 4 enabled 0 channel 5 disabled Х Х Х Х Х Х Х 1 channel 5 enabled 0 channel 6 disabled Х Х Х Х Х Х Х 1 channel 6 enabled 0 channel 7 disabled Х Х Х Х Х Х Х 1 channel 7 enabled

 Table 4:
 Control register: Write—channel selection; Read—channel status

**Remark:** Multiple channels can be enabled at the same time. Example: B7 = 0, B6 = 1, B5 = 0, B4 = 0, B3 = 1, B2 = 1, B1 = 0, B0 = 0, means that channels 7, 5, 4, 1 and 0 are disabled and channels 6, 3, and 2 are enabled. Care should be taken not to exceed the maximum bus capacitance. Default condition is all zeroes.

## 7.3 **RESET** input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of  $t_{WL}$ , the PCA9548A will reset its register and I<sup>2</sup>C-bus state machine and will deselect all channels. The RESET input must be connected to V<sub>DD</sub> through a pull-up resistor.

### 7.4 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9548A in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9548A register and I<sup>2</sup>C-bus state machine are initialized to their default states—all zeroes—causing all the channels to be deselected. Thereafter,  $V_{DD}$  must be lowered below 0.2 V to reset the device.

7 of 25

### 7.5 Voltage translation

The pass gate transistors of the PCA9548A are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that will be passed from one I<sup>2</sup>C-bus to another.




Figure 7 shows the voltage characteristics of the pass gate transistors (note that the PCA9548A is only tested at the points specified in <u>Section 11 "Static characteristics"</u> of this data sheet). In order for the PCA9548A to act as a voltage translator, the  $V_{o(sw)}$  voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then  $V_{o(sw)}$  should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 7, we see that  $V_{o(sw)(max)}$  will be at 2.7 V when the PCA9548A supply voltage is 3.5 V or lower, so the PCA9548A supply voltage to their appropriate levels (see Figure 14).

More Information can be found in Application Note AN262: PCA954X family of I2C/SMBus multiplexers and switches.

9397 750 13297 Product data sheet




# 8. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 8).



### 8.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9).




### 8.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).

9397 750 13297 Product data sheet

**PCA9548A** 

8-channel I<sup>2</sup>C switch with reset




### 8.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.


A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; setup and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




## 8.5 Bus transactions

Data is transmitted to the PCA9548A control register using the Write mode as shown in Figure 12.




Data is read from PCA9548A using the Read mode as shown in Figure 13.



9397 750 13297

# **Philips Semiconductors**

# 9. Application design-in information



9397 750 13297

### 8-channel I<sup>2</sup>C switch with reset

# 10. Limiting values

#### Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V<sub>SS</sub> (ground = 0 V).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I	input current		-	±20	mA
lo	output current		-	±25	mA
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
T <sub>stg</sub>	storage temperature		-60	+150	°C
T <sub>amb</sub>	operating ambient temperature		-40	+85	°C

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

# **11. Static characteristics**

### Table 6: DC characteristics

 $V_{DD} = 2.3 \text{ V to } 3.6 \text{ V}; V_{SS} = 0 \text{ V}; T_{amb} = -40 \degree \text{C} \text{ to } +85 \degree \text{C}; \text{ unless otherwise specified.}$ See <u>Table 7 on page 15</u> for  $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}.$ <sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Supply						
V <sub>DD</sub>	supply voltage		2.3	-	3.6	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 3.6 V; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	-	30	50	μA
I <sub>stb</sub>	standby current	standby mode; $V_{DD}$ = 3.6 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$	-	0.1	1	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	[2] _	1.6	2.1	V
Input SCL	.; input/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	$0.3V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$	3	6	-	mA
		V <sub>OL</sub> = 0.6 V	6	9	-	mA
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	15	21	pF
Select inp	outs A0 to A2, RESET					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	$0.3V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	V <sub>DD</sub> + 0.5	V
ILI	input leakage current	pin at $V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	2	5	pF
Pass gate	;					
R <sub>on</sub>	on-state resistance	$V_{DD}$ = 3.0 V to 3.6 V; $V_{O}$ = 0.4 V; $I_{O}$ = 15 mA	5	11	30	Ω
		$V_{DD}$ = 2.3 V to 2.7 V; $V_{O}$ = 0.4 V; $I_{O}$ = 10 mA	7	16	55	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 3.3 \text{ V}; I_{o(sw)} = -100 \ \mu\text{A}$	-	1.9	-	V
		$V_{i(sw)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.5	-	V
		$V_{i(sw)} = V_{DD} = 2.3 \text{ V to } 2.7 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	1.1	-	2.0	V
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ
Cio	input/output capacitance	$V_{I} = V_{SS}$	-	3	5	pF

[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

[2]  $V_{DD}$  must be lowered to 0.2 V in order to reset part.

#### Table 7: DC characteristics

 $V_{DD} = 4.5 V \text{ to } 5.5 V; V_{SS} = 0 V; T_{amb} = -40 \degree C \text{ to } +85 \degree C; \text{ unless otherwise specified.}$ See <u>Table 6 on page 14</u> for  $V_{DD} = 2.3 V \text{ to } 3.6 V.$ <sup>[1]</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
V <sub>DD</sub>	supply voltage			4.5	-	5.5	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$		-	65	100	μA
I <sub>stb</sub>	standby current	standby mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$		-	0.2	1	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	[2]	-	1.7	2.1	V
Input SCL	; input/output SDA						
VIL	LOW-level input voltage			-0.5	-	0.3V <sub>DD</sub>	V
VIH	HIGH-level input voltage			0.7V <sub>DD</sub>	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		3	-	-	mA
		V <sub>OL</sub> = 0.6 V		6	-	-	mA
I <sub>IL</sub>	LOW-level input current	$V_{I} = V_{SS}$		-1	-	1	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD}$		-1	-	1	μΑ
Ci	input capacitance	$V_{I} = V_{SS}$		-	15	21	pF
Select inp	outs A0 to A2, RESET						
VIL	LOW-level input voltage			-0.5	-	0.3V <sub>DD</sub>	V
VIH	HIGH-level input voltage			$0.7V_{DD}$	-	V <sub>DD</sub> + 0.5	V
I <sub>LI</sub>	input leakage current	pin at $V_{DD}$ or $V_{SS}$		-1	-	1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	2	5	pF
Pass gate	1						
R <sub>on</sub>	on-state resistance	$V_{DD}$ = 4.5 V to 5.5 V; $V_{O}$ = 0.4 V; $I_{O}$ = 15 mA		4	9	24	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 5.0 \text{ V};$ $I_{o(sw)} = -100 \ \mu\text{A}$		-	3.6	-	V
		$V_{i(sw)} = V_{DD} = 4.5 \text{ V to } 5.5 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$		2.6	-	4.5	V
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$		-1	-	+1	μΑ
Cio	input/output capacitance	$V_{I} = V_{SS}$		-	3	5	рF

[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

[2] V<sub>DD</sub> must be lowered to 0.2 V in order to reset part.

# **12. Dynamic characteristics**

Table 8:	Dynamic characteristics							
Symbol	Parameter	Conditions			ard-mode C-bus	Fast-mode I	<sup>2</sup> C-bus	Unit
				Min	Max	Min	Max	
t <sub>PD</sub>	propagation delay from SDA to SDn, or SCL to SCn			-	0.3 <mark>[1]</mark>	-	0.3 <mark>[1]</mark>	ns
f <sub>SCL</sub>	SCL clock frequency			0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition			4.7	-	1.3	-	μs
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.			4.0	-	0.6	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock			4.7	-	1.3	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock			4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	setup time for a repeated START condition			4.7	-	0.6	-	μs
t <sub>SU;STO</sub>	setup time for STOP condition			4.0	-	0.6	-	μs
t <sub>HD;DAT</sub>	data hold time			0[2]	3.45	0 [2]	0.9	μs
t <sub>SU;DAT</sub>	data setup time			250	-	100	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals			-	1000	20 + 0.1C <sub>b</sub> [3]	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals			-	300	20 + 0.1C <sub>b</sub> <sup>[3]</sup>	300	μs
C <sub>b</sub>	capacitive load for each bus line			-	400	-	400	μs
t <sub>SP</sub>	pulse width of spikes which must be suppressed by the input filter			-	50	-	50	ns
t <sub>VD;DAT</sub>	data valid time	HIGH-to-LOW	[4]	-	1	-	1	μs
		LOW-to-HIGH	[4]	-	0.6	-	0.6	μs
t <sub>VD;ACK</sub>	data valid acknowledge			-	1	-	1	μs
RESET								
t <sub>w(rst)L</sub>	LOW-level reset time			4	-	4	-	ns
t <sub>rst</sub>	reset time (SDA clear)			500	-	500	-	ns
t <sub>REC;STA</sub>	recovery time to START condition			0	-	0	-	ns

[1] Pass gate propagation delay is calculated from the 20  $\Omega$  typical R<sub>on</sub> and the 15 pF load capacitance.


[2] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

[3]  $C_b$  = total capacitance of one bus line in pF.


[4] Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.


# **PCA9548A**

### 8-channel I<sup>2</sup>C switch with reset



### Fig 15. Definition of timing on the l<sup>2</sup>C-bus






Product data sheet

Rev. 01 — 15 April 2005

**PCA9548A** 

8-channel I<sup>2</sup>C switch with reset


# 13. Package outline



### Fig 18. Package outline SOT137-1 (SO24)

9397 750 13297






#### Fig 19. Package outline SOT355-1 (TSSOP24)

9397 750 13297





# HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-1

Fig 20. Package outline SOT616-1 (HVQFN24)

9397 750 13297

# 14. Soldering

### 14.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 14.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA, HTSSON..T and SSOP..T packages
  - for packages with a thickness  $\geq$  2.5 mm
  - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm<sup>3</sup> so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

### 14.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;

9397 750 13297 Product data sheet

21 of 25



- smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 14.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300  $^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270  $^\circ C$  and 320  $^\circ C.$ 

### 14.5 Package related soldering information

Package [1]	Soldering method			
	Wave	Reflow <sup>[2]</sup>		
BGA, HTSSONT <sup>[3]</sup> , LBGA, LFBGA, SQFP, SSOPT <sup>[3]</sup> , TFBGA, VFBGA, XSON	not suitable	suitable		
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable [4]	suitable		
PLCC <sup>[5]</sup> , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended [5] [6]	suitable		
SSOP, TSSOP, VSO, VSSOP	not recommended [7]	suitable		
CWQCCNL <sup>[8]</sup> , PMFP <sup>[9]</sup> , WQCCNL <sup>[8]</sup>	not suitable	not suitable		

#### Table 9: Suitability of surface mount IC packages for wave and reflow soldering methods

[1] For more detailed information on the BGA packages refer to the (*LF*)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

#### 8-channel I<sup>2</sup>C switch with reset

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

# 15. Abbreviations

Table 10:	Abbreviations
Acronym	Description
CDM	Charged Device Model
ESD	Electro Static Discharge
HBM	Human Body Model
IC	Integrated Circuit
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PCB	Printed-Circuit Board
POR	Power-On Reset

# 16. Revision history

Table 11: Revision history					
Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
PCA9548A_1	20050415	Product data sheet	-	9397 750 13297	-

#### 8-channel I<sup>2</sup>C switch with reset

# 17. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Ш	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

# **18. Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

# **19. Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# **20. Contact information**

For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com



### 8-channel I<sup>2</sup>C switch with reset

# 21. Contents

1	General description 1
2	Features 1
3	Ordering information 2
4	Marking 2
5	Block diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 5
7	Functional description 6
7.1	Device address 6
7.2	Control register 6
7.2.1	Control register definition
7.3 7.4	RESET input
7.4 7.5	Power-on reset
7.5 8	Characteristics of the I <sup>2</sup> C-bus
<b>o</b> 8.1	Bit transfer
8.2	START and STOP conditions
8.3	System configuration
8.4	Acknowledge
8.5	Bus transactions
9	Application design-in information 12
10	Limiting values
11	Static characteristics 14
12	Dynamic characteristics 16
13	Package outline
14	Soldering 21
14.1	Introduction to soldering surface mount
	packages 21
14.2	Reflow soldering 21
14.3	Wave soldering
14.4 14.5	Manual soldering
	Package related soldering information 22
15	Abbreviations
16	Revision history 23
17	Data sheet status
18	Definitions 24
19	Disclaimers 24
20	Contact information 24



#### © Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 15 April 2005 Document number: 9397 750 13297

Published in The Netherlands