



# PCA9541A

2-to-1 I<sup>2</sup>C-bus master selector with interrupt logic and reset

Rev. 03 — 16 July 2009

Product data sheet

## 1. General description

The PCA9541A is a 2-to-1 I<sup>2</sup>C-bus master selector designed for high reliability dual master I<sup>2</sup>C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-up) are located on separate I<sup>2</sup>C-buses that connect to the same downstream I<sup>2</sup>C-bus slave devices. I<sup>2</sup>C-bus commands are sent by either I<sup>2</sup>C-bus master and are used to select one master at a time. Either master at any time can gain control of the slave devices if the other master is disabled or removed from the system. The failed master is isolated from the system and will not affect communication between the on-line master and the slave devices on the downstream I<sup>2</sup>C-bus.

Two versions are offered for different architectures. PCA9541A/01 with channel 0 selected at start-up, and PCA9541A/03 with no channel selected after start-up.

The interrupt outputs are used to provide an indication of which master has control of the bus. One interrupt input ( $\overline{\text{INT\_IN}}$ ) collects downstream information and propagates it to the 2 upstream I<sup>2</sup>C-buses ( $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$ ) if enabled.  $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$  are also used to let the previous bus master know that it is not in control of the bus anymore and to indicate the completion of the bus recovery/initialization sequence. Those interrupts can be disabled and will not generate an interrupt if the masking option is set.

A bus recovery/initialization if enabled sends nine clock pulses, a not acknowledge, and a STOP condition in order to set the downstream I<sup>2</sup>C-bus devices to an initialized state before actually switching the channel to the selected master.

An interrupt is sent to the upstream channel when the recovery/initialization procedure is completed.

An internal bus sensor senses the downstream I<sup>2</sup>C-bus traffic and generates an interrupt if a channel switch occurs during a non-idle bus condition. This function is enabled when the PCA9541A recovery/initialization is not used. The interrupt signal informs the master that an external I<sup>2</sup>C-bus recovery/initialization needs to be performed. It can be disabled and an interrupt will not be generated.

The pass gates of the switches are constructed such that the V<sub>DD</sub> pin can be used to limit the maximum high voltage, which will be passed by the PCA9541A. This allows the use of different bus voltages on each pair, so that 1.8 V, 2.5 V, or 3.3 V devices can communicate with 5 V devices without any additional protection.

The PCA9541A does not isolate the capacitive loading on either side of the device, so the designer must take into account all trace and device capacitances on both sides of the device, and pull-up resistors must be used on all channels.

External pull-up resistors pull the bus to the desired voltage level for each channel. All I/O pins are 6.0 V tolerant.



An active LOW reset input allows the PCA9541A to be initialized. Pulling the  $\overline{\text{RESET}}$  pin LOW resets the I<sup>2</sup>C-bus state machine and configures the device to its default state as does the internal Power-On Reset (POR) function.

## 2. Features

---

- 2-to-1 bidirectional master selector
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- PCA9541A/01 powers up with Channel 0 selected
- PCA9541A/03 powers up with no channel selected and either master can take control of the bus
- Active LOW interrupt input
- 2 active LOW interrupt outputs
- Active LOW reset input
- 4 address pins allowing up to 16 devices on the I<sup>2</sup>C-bus
- Channel selection via I<sup>2</sup>C-bus
- Bus initialization/recovery function
- Bus traffic sensor
- Low R<sub>on</sub> switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Software identical for both masters
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 6.0 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO16, TSSOP16, HVQFN16

## 3. Applications

---

- High reliability systems with dual masters
- Gatekeeper multiplexer on long single bus
- Bus initialization/recovery for slave devices without hardware reset
- Allows masters without arbitration logic to share resources

## 4. Ordering information

**Table 1. Ordering information**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$

Type number	Package		Version
	Name	Description	
PCA9541AD/01	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
PCA9541APW/01	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
PCA9541ABS/01	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4 \times 4 \times 0.85$ mm	SOT629-1
PCA9541AD/03	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
PCA9541APW/03	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
PCA9541ABS/03	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4 \times 4 \times 0.85$ mm	SOT629-1

## 5. Marking

**Table 2. Marking codes**

Type number	Topside mark
PCA9541AD/01	PCA9541AD/1
PCA9541APW/01	9541A/1
PCA9541ABS/01	41A1
PCA9541AD/03	PCA9541AD/3
PCA9541APW/03	9541A/3
PCA9541ABS/03	41A3

6. Block diagram






Fig 1. Block diagram of PCA9541A

## 7. Pinning information

### 7.1 Pinning



## 7.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SO16, TSSOP16	HVQFN16	
$\overline{\text{INT0}}$	1	15	active LOW interrupt output 0 (external pull-up required)
SDA_MST0	2	16	serial data master 0 (external pull-up required)
SCL_MST0	3	1	serial clock master 0 (external pull-up required)
$\overline{\text{RESET}}$	4	2	active LOW reset input (external pull-up required)
SCL_MST1	5	3	serial clock master 1 (external pull-up required)
SDA_MST1	6	4	serial data master 1 (external pull-up required)
$\overline{\text{INT1}}$	7	5	active LOW interrupt output 1 (external pull-up required)
V <sub>SS</sub>	8	6 <sup>[1]</sup>	supply ground
A0	9	7	address input 0 (externally held to V <sub>SS</sub> or V <sub>DD</sub> )
A1	10	8	address input 1 (externally held to V <sub>SS</sub> or V <sub>DD</sub> )
A2	11	9	address input 2 (externally held to V <sub>SS</sub> or V <sub>DD</sub> )
A3	12	10	address input 3 (externally held to V <sub>SS</sub> or V <sub>DD</sub> )
SCL_SLAVE	13	11	serial clock slave (external pull-up required)
SDA_SLAVE	14	12	serial data slave (external pull-up required)
$\overline{\text{INT\_IN}}$	15	13	active LOW interrupt input (external pull-up required)
V <sub>DD</sub>	16	14	supply voltage


[1] HVQFN16 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the printed-circuit board in the thermal pad region.

## 8. Functional description

Refer to [Figure 1 “Block diagram of PCA9541A”](#).

### 8.1 Device address

Following a START condition, the upstream master that wants to control the I<sup>2</sup>C-bus or make a status check must send the address of the slave it is accessing. The slave address of the PCA9541A is shown in [Figure 5](#). To conserve power, no internal pull-up resistors are incorporated on the hardware selectable pins and they must be pulled HIGH or LOW.



**Fig 5. Slave address**


The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while logic 0 selects a write operation.

**Remark:** Reserved I<sup>2</sup>C-bus addresses must be used with caution since they can interfere with:

- ‘reserved for future use’ I<sup>2</sup>C-bus addresses (1111 1XX)
- slave devices that use the 10-bit addressing scheme (1111 0XX)

### 8.2 Command Code

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9541A, which will be stored in the Command Code register.



**Fig 6. Command Code**

The 2 LSBs are used as a pointer to determine which register will be accessed.

If the auto-increment flag is set (AI = 1), the two least significant bits of the Command Code are automatically incremented after a byte has been read or written. This allows the user to program the registers sequentially or to read them sequentially.

- During a read operation, the contents of these bits will roll over to 00b after the last allowed register is accessed (10b).

- During a write operation, the PCA9541A will acknowledge bytes sent to the IE and CONTROL registers, but will not acknowledge a byte sent to the Interrupt Status Register since it is a read-only register. The 2 LSBs of the Command Code do not roll over to 00b but stay at 10b.


Only the 2 least significant bits are affected by the AI flag.

Unused bits must be programmed with zeros. Any command code (write operation) different from '000AI 0000', '000AI 0001', and '000AI 0010' will not be acknowledged. At power-up, this register defaults to all zeros.

**Table 4. Command Code register**

B1	B0	Register name	Type	Register function
0	0	IE	R/W	interrupt enable
0	1	CONTROL	R/W	control switch
1	0	ISTAT	R only	interrupt status
1	1	not allowed		

Each system master controls its own set of registers, however they can also read specific bits from the other system master.



**Fig 7. Internal register map**

### 8.3 Interrupt Enable and Control registers description

When a master seeks control of the bus by connecting its I<sup>2</sup>C-bus channel to the PCA9541A downstream channel, it has to write to the CONTROL register (Reg#01).

Bits MYBUS and BUSON allow the master to take control of the bus.

The MYBUS and the NMYBUS bits determine which master has control of the bus. [Table 9](#) explains which master gets control of the bus and how. There is no arbitration. Any master can take control of the bus when it wants regardless of whether the other master is using it or not.

The BUSON and the NBUSON bits determine whether the upstream bus is connected or disconnected to/from the downstream bus. [Table 10](#) explains when the upstream bus is connected or disconnected.

Internally, the state machine does the following:

- If the combination of the BUSON and the NBUSON bits causes the upstream to be disconnected from the downstream bus, then that is done. So in this case, the values of the MYBUS and the NMYBUS do not matter.



- If a master was connected to the downstream bus prior to the disconnect, then an interrupt is sent on the respective interrupt output in an attempt to let that master know that it is no longer connected to the downstream bus. This is indicated by setting the BUSLOST bit in the Interrupt Status Register.
- If the combination of the BUSON and the NBUSON bits causes a master to be connected to the downstream bus and if there is no change in the BUSON bits since when the disconnect took effect, then the master requesting the bus is connected to the downstream bus. If it requests a bus initialization sequence, then it is performed.
- If there is no change in the combination of the BUSON and the NBUSON bits and a new master wants the bus, then the downstream bus is disconnected from the old master that was using it and the new master gets control of it. Again, the bus initialization if requested is done. The appropriate interrupt signals are generated.

After a master has sent the bus control request:

1. The previous master is disconnected from the I<sup>2</sup>C-bus. An interrupt to the previous master is sent through its  $\overline{\text{INT}}$  line to let it know that it lost control of the bus. BUSLOST bit in the Interrupt Status Register is set. This interrupt can be masked by setting the BUSLOSTMSK bit to logic 1.
2. A built-in bus initialization/recovery function can take temporary control of the downstream channel to initialize the bus before making the actual switch to the new bus master. This function is activated by setting the BUSINIT to logic 1 by the master during the same write sequence as the one programming MYBUS and BUSON bits.

When activated and whether the bus was previously idle or not:

- a. 9 clock pulses are sent on the SCL\_SLAVE.
- b. SDA\_SLAVE line is released (HIGH) when the clock pulses are sent to SCL\_SLAVE. This is equivalent to sending 8 data bits and a not acknowledge.
- c. Finally a STOP condition is sent to the downstream slave channel.

This sequence will complete any read transaction which was previously in process and the downstream slave configured as a slave-transmitter should release the SDA line because the PCA9541A did not acknowledge the last byte.

3. When the initialization has been requested and completed, the PCA9541A sends an interrupt to the new master through its  $\overline{\text{INT}}$  line and connects the new master to the downstream channel. BUSINIT bit in the Interrupt Status Register is set. **The switch operation occurs after the master asking the bus control has sent a STOP command.** This interrupt can be masked by setting the BUSINITMSK bit to logic 1.
4. When the bus initialization/recovery function has not been requested (BUSINIT = 0), the PCA9541A connects the new master to the slave downstream channel. **The switch operation occurs after the master asking the bus control has sent a STOP command.** PCA9541A sends an interrupt to the new master through its  $\overline{\text{INT}}$  line if the built-in bus sensor function detects a non-idle condition in the downstream slave channel at the switching time. BUSOK bit in the Interrupt Status Register is set. This means that a STOP condition has not been detected in the previous bus communication and that an external bus recovery/initialization must be performed. If an idle condition has been detected at the switching time, no interrupt will be sent. This interrupt can be masked by setting the BUSOKMSK bit to logic 1.

Interrupt status can be read. See [Section 8.4 "Interrupt Status registers"](#) for more information.

The MYTEST and the NMYTEST bits cause the interrupt pins of the respective masters to be activated for a 'functional interrupt test'.

**Remark:** The regular way to proceed is that a master asks to take the control of the bus by programming MYBUS and BUSON bits based on NMUYBUS and NBUSON values. Nevertheless, the same master can also decide to give up the control of the bus and give it to the other master. This is also done by programming the MYBUS and BUSON bits based on NMYBUS and NBUSON values.

**Remark:** Any writes either to the Interrupt Enable Register or the Control Register cause the respective register to be updated on the 9th clock cycle, that is, on the rising edge of the acknowledge clock cycle.

**Remark:** The actual switch from one channel to another or the switching off of both the channels happens on a STOP command that is sent by the master requesting the switch.

### 8.3.1 Register 0: Interrupt Enable (IE) register (B1:B0 = 00b)

This register allows a master to read and/or write (if needed) Mask options for its own channel.

The Interrupt Enable register described below is identical for both the masters. Nevertheless, there are physically 2 internal Interrupt Enable registers, one for each upstream channel. When Master 0 reads/writes in this register, the internal Interrupt Enable Register 0 will be accessed. When Master 1 reads/writes in this register, the internal Interrupt Enable Register 1 will be accessed.

**Table 5. Register 0 - Interrupt Enable (IE) register (B1:B0 = 00b) bit allocation**

7	6	5	4	3	2	1	0
0	0	0	0	BUSLOSTMSK	BUSOKMSK	BUSINITMSK	INTINMSK

**Table 6. Register 0 - Interrupt Enable (IE) register bit description**

Legend: \* default value

Bit	Symbol	Access	Value <sup>[1]</sup>	Description
7:4	-	R only	0*	not used
3	BUSLOSTMSK	R/W	0*	An interrupt on $\overline{INT}$ will be generated after the other master has been disconnected.
			1	An interrupt on $\overline{INT}$ will not be generated after the other master has been disconnected.
2	BUSOKMSK	R/W	0*	After connection is requested and Bus Initialization not requested (BUSINIT = 0), an interrupt on $\overline{INT}$ will be generated when a non-idle situation has been detected on the downstream slave channel by the bus sensor at the switching moment. <b>Remark:</b> Channel switching is done automatically after the STOP command.
			1	After connection is requested and Bus Initialization not requested (BUSINIT = 0), an interrupt on $\overline{INT}$ will not be generated when a non-idle situation has been detected on the downstream slave channel by the bus sensor at the switching moment (masked). <b>Remark:</b> Channel switching is done automatically after the STOP command.

**Table 6. Register 0 - Interrupt Enable (IE) register bit description ...continued**

Legend: \* default value

Bit	Symbol	Access	Value <sup>[1]</sup>	Description
1	BUSINITMSK	R/W	0*	After connection is requested and Bus Initialization requested (BUSINIT = 1), an interrupt on $\overline{\text{INT}}$ will be generated when the bus initialization is done. <b>Remark:</b> Channel switching is done after bus initialization completed.
			1	After connection is requested and Bus Initialization requested (BUSINIT = 1), an interrupt on $\overline{\text{INT}}$ will not be generated when the bus initialization is done (masked). <b>Remark:</b> Channel switching is done after bus initialization completed.
0	INTINMSK	R/W	0*	Interrupt on $\overline{\text{INT\_IN}}$ will generate an interrupt on $\overline{\text{INT}}$ .
			1	Interrupt on $\overline{\text{INT\_IN}}$ will not generate an interrupt on $\overline{\text{INT}}$ (masked)

[1] Default values are the same for PCA9541A/01, PCA9541A/03.

### 8.3.2 Register 1: Control Register (B1:B0 = 01b)

The Control Register described below is identical for both the masters. Nevertheless, there are physically 2 internal Control Registers, one for each upstream channel. When master 0 reads/writes in this register, the internal Control Register 0 will be accessed. When master 1 reads/writes in this register, the internal Control Register 1 will be accessed.

**Table 7. Register 1 - Control Register (B1:B0 = 01b) bit allocation**

7	6	5	4	3	2	1	0
NTESTON	TESTON	0	BUSINIT	NBUSON	BUSON	NMYBUS	MYBUS

**Table 8. Register 1 - Control Register (B1:B0 = 01b) bit description**

Legend: \* default value

Bit	Symbol	Access	Value <sup>[1]</sup>	Description
7	NTESTON	R/W	0*	A logic level HIGH to the $\overline{\text{INT}}$ line of the other channel is sent (interrupt cleared).
			1	A logic level LOW to the $\overline{\text{INT}}$ line of the other channel is sent (interrupt generated).
6	TESTON	R/W	0*	A logic level HIGH to the $\overline{\text{INT}}$ line is sent (interrupt cleared).
			1	A logic level LOW to the $\overline{\text{INT}}$ line is sent (interrupt generated).
5	-	R only	0*	not used
4	BUSINIT	R/W	0*	Bus initialization is not requested.
			1	Bus initialization is requested.
3	NBUSON	R only	see <a href="#">Table 11</a>	NBUSON bit along with BUSON bit decides whether any upstream channel is connected to the downstream channel or not. See <a href="#">Table 10</a> , <a href="#">Table 11</a> , and <a href="#">Table 12</a> .
2	BUSON	R/W	see <a href="#">Table 11</a>	BUSON bit along with the NBUSON bit decides whether any upstream channel is connected to the downstream channel or not. See <a href="#">Table 10</a> , <a href="#">Table 11</a> , and <a href="#">Table 12</a> .
1	NMYBUS	R only	see <a href="#">Table 11</a>	NMYBUS bit along with MYBUS bit decides which upstream channel is connected to the downstream channel. See <a href="#">Table 9</a> , <a href="#">Table 11</a> , and <a href="#">Table 12</a> .
0	MYBUS	R/W	see <a href="#">Table 11</a>	MYBUS bit along with the NMYBUS bit decides which upstream channel is connected to the downstream channel. See <a href="#">Table 9</a> , <a href="#">Table 11</a> , and <a href="#">Table 12</a> .

[1] Default values are the same for PCA9541A/01, PCA9541A/03.

**Table 9. MYBUS and NMYBUS truth table**

As a master reads its Control Register

NMYBUS <sup>[1]</sup>	MYBUS <sup>[1]</sup>	Slave channel
0	0	The master reading this combination has control of the bus.
1	0	The master reading this combination does not have control of the bus.
0	1	The master reading this combination does not have control of the bus.
1	1	The master reading this combination has control of the bus.

- [1] MYBUS and NMYBUS is an exclusive-OR type function where:  
 Equal values (00b or 11b) means that the master reading its Control Register has control of the bus.  
 Different values (01b or 10b) means that the master reading its Control Register does not have control of the bus.

**Table 10. BUSON and NBUSON truth table**

NBUSON <sup>[1]</sup>	BUSON <sup>[1]</sup>	Slave channel
0	0	off
1	0	on
0	1	on
1	1	off

- [1] BUSON and NBUSON is an exclusive-OR type function where:  
 Equal values (00b or 11b) means that the connection between the upstream and the downstream channels is off.  
 Different values (01b or 10b) means that the connection between the upstream and the downstream channels is on.

Switch to the new channel is done when the master initiating the switch request sends a STOP command to the PCA9541A.

If either master wants to change the connection of the downstream channel, it needs to write to **its Control Register (Reg#01)**, and then send a **STOP command** because an update of the connection to the downstream according to the values in the two internal Control Registers happens only on a STOP command. Writing to one control register followed by a STOP condition on the other master's channel will not cause an update to the downstream connection.

When both masters request a switch to their own channel at the same time, the master who last wrote to its Control Register before the PCA9541A receives a STOP command wins the switching sequence. There is no arbitration performed.

The Auto Increment feature (AI = 1) allows to program the PCA9541A in 4 bytes:

```

Start
111A3A2A1A0 + 0    PCA9541 Address + Write
00010000           Select Reg#00 with AI = 1
Data Reg#00        Interrupt Enable Register data
Data Reg#01        Control Register data
Stop
```

Table 11. Default Control Register values

Type version	Master	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		NTESTON	TESTON	not used	BUSINIT	NBUSON	BUSON	NMYBUS	MYBUS
PCA9541A/01	MST_0	0	0	0	0	0	1	0	0
	MST_1	0	0	0	0	1	0	1	0
PCA9541A/03	MST_0	0	0	0	0	0	0	0	0
	MST_1	0	0	0	0	0	0	1	0

[Table 12](#) describes which command needs to be written to the Control Register when a master device wants to take control of the I<sup>2</sup>C-bus. Byte written to the Control Register is a function of the current I<sup>2</sup>C-bus control status performed after an initial reading of the Control Register.

Current status of the I<sup>2</sup>C-bus is determined by the bits MYBUS, NMYBUS, BUSON and NBUSON is one of the following:

- The master reading its Control Register does not have control and the I<sup>2</sup>C-bus is off.
- The master reading its Control Register does not have control and the I<sup>2</sup>C-bus is on.
- The master reading its Control Register has control and the I<sup>2</sup>C-bus is off.
- The master reading its Control Register has control and the I<sup>2</sup>C-bus is on.

'I<sup>2</sup>C-bus off' means that upstream and downstream channels are not connected together.

'I<sup>2</sup>C-bus on' means that upstream and downstream channels are connected together.

**Remark:** Only the 4 LSBs of the Control Register are described in [Table 12](#) since only those bits control the I<sup>2</sup>C-bus control. The logic value for the 4 MSBs is specific to the application and are not discussed in the table.

The read sequence is performed by the master as:

S - 111xxxx0 - 000x0001 - Sr - 111xxxx1 - DataRead - P

The write sequence is performed by the master as:

S - 111xxxx0 - 000x0001 - DataWritten - P

Table 12. Bus control sequence

Read Control Register performed by the master							Write Control Register performed by the master					
Byte read <sup>[1]</sup>	Status		NBUSON	BUSON	NMYBUS	MYBUS	Byte written <sup>[1][2]</sup>	Action performed to take mastership	NBUSON <sup>[3]</sup>	BUSON	NMYBUS <sup>[3]</sup>	MYBUS
Hex							Hex					
0	bus off	has control	0	0	0	0	4	bus on	x	1	x	0
1	bus off	no control	0	0	0	1	4	bus on, take control	x	1	x	0
2	bus off	no control	0	0	1	0	5	bus on, take control	x	1	x	1
3	bus off	has control	0	0	1	1	5	bus on	x	1	x	1
4	bus on	has control	0	1	0	0	-	no change	no write required			
5	bus on	no control	0	1	0	1	4	take control	x	1	x	0
6	bus on	no control	0	1	1	0	5	take control	x	1	x	1
7	bus on	has control	0	1	1	1	-	no change	no write required			
8	bus on	has control	1	0	0	0	-	no change	no write required			
9	bus on	no control	1	0	0	1	0	take control	x	0	x	0
A	bus on	no control	1	0	1	0	1	take control	x	0	x	1
B	bus on	has control	1	0	1	1	-	no change	no write required			
C	bus off	has control	1	1	0	0	0	bus on	x	0	x	0
D	bus off	no control	1	1	0	1	0	bus on, take control	x	0	x	0
E	bus off	no control	1	1	1	0	1	bus on, take control	x	0	x	1
F	bus off	has control	1	1	1	1	1	bus on	x	0	x	1

[1] Only the 4 LSBs are shown.

[2] x0x0 in binary = 0, 2, 8 or A in hexadecimal  
 x0x1 in binary = 1, 3, 9 or B in hexadecimal  
 x1x0 in binary = 4, 6, C or E in hexadecimal  
 x1x1 in binary = 5, 7, D or F in hexadecimal

[3] x can be either '0' or '1' since those bits are read-only bits.

## 8.4 Interrupt Status registers

The PCA9541A provides 4 different types of interrupt:

- To indicate to the former I<sup>2</sup>C-bus master that it is not in control of the bus anymore
- To indicate to the new I<sup>2</sup>C-bus master that:
  - The bus recovery/initialization has been performed and that the downstream channel connection has been done (built-in bus recovery/initialization active).
  - A 'bus not well initialized' condition has been detected by the PCA9541A when the switch has been done (built-in bus recovery/initialization not active). This information can be used by the new master to initiate its own bus recovery/initialization sequence.
- Indicate to both I<sup>2</sup>C-bus upstream masters that a downstream interrupt has been generated through the INT\_IN pin.
- Functionality wiring test.

### 8.4.1 Bus control lost interrupt

When an upstream master takes control of the I<sup>2</sup>C-bus while the other channel was using the downstream channel, an interrupt is generated to the master losing control of the bus (INT line goes LOW to let the master know that it lost the control of the bus) immediately after disconnection from the downstream channel.

By setting the BUSLOSTMSK bit to '1', the interrupt is masked and the upstream master that lost the I<sup>2</sup>C-bus control does not receive an interrupt (INT line does not go LOW).

### 8.4.2 Recovery/initialization interrupt

Before switching to a new upstream channel, an automatic bus recovery/initialization can be performed by the PCA9541A. This function is requested by setting the BUSINIT bit to '1'. When the downstream bus has been initialized, an interrupt to the new master is generated (INT line goes LOW).

By setting the BUSINITMSK bit to '1', the interrupt is masked and the new master does not receive an interrupt (INT line does not go LOW).

When the automatic bus recovery/initialization is not requested, if the built-in bus sensor function (sensing permanently the downstream I<sup>2</sup>C-bus traffic) detects a non-idle condition (previous bus channel connected to the downstream slave channel, was between a START and STOP condition), then an interrupt to the new master is sent (INT line goes LOW). This interrupt tells the new master that an external bus recovery/initialization must be performed. By setting the BUSOKMSK bit to '1', the interrupt is masked and the new master does not receive an interrupt (INT line does not go LOW).

**Remark:** In this particular situation, after the switch to the new master is performed, a read of the Interrupt Status Register is not possible if the switch happened in the middle of a read sequence because the new master does not have control of the SDA line.

### 8.4.3 Downstream interrupt

An interrupt can also be generated by a downstream device by asserting the  $\overline{\text{INT\_IN}}$  pin LOW. When  $\overline{\text{INT\_IN}}$  is asserted LOW and if both INTINMSK bits are not set to '1' by either master,  $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$  both go LOW.

By setting the INTINMSK bit to '1' by a master and/or the INTINMSK bit to '1' by the other master, the interrupt(s) is (are) masked and the corresponding masked channel(s) does (do) not receive an interrupt ( $\overline{\text{INT0}}$  and/or  $\overline{\text{INT1}}$  line does (do) not go LOW).

### 8.4.4 Functional test interrupt

A master can send an interrupt to itself to test its own  $\overline{\text{INT}}$  wire or send an interrupt to the other master to test its  $\overline{\text{INT}}$  line. This is done by:

- setting the TESTON bit to '1' to test its own  $\overline{\text{INT}}$  line
- setting the NTESTON bit to '1' to test the other master  $\overline{\text{INT}}$  line

Setting the TESTON and/or NTESTON bits to '0' by a master will clear the interrupt(s).

**Remark:** Interrupt outputs have an open-drain structure. Interrupt input does not have any internal pull-up resistor and must not be left floating (that is, pulled HIGH to  $V_{DD}$  through resistor) in order to avoid any undesired interrupt conditions.

### 8.4.5 Register 2: Interrupt Status Register (B1:B0 = 10b)

The Interrupt Status Register for both the masters is identical and is described below. Nevertheless, there are physically 2 internal Interrupt Registers, one for each upstream channel.

When Master 0 reads this register, the internal Interrupt Register 0 will be accessed.

When Master 1 reads this register, the internal Interrupt Register 1 will be accessed.

**Table 13. Register 2 - Interrupt Status register (B1:B0 = 10b) bit allocation**

7	6	5	4	3	2	1	0
NMYTEST	MYTEST	0	0	BUSLOST	BUSOK	BUSINIT	INTIN

**Table 14. Register 2 - Interrupt Status (ISTAT) register bit description**

Legend: \* default value

Bit	Symbol	Access	Value <sup>[1]</sup>	Description
7	NMYTEST <sup>[2]</sup>	R only	0*	no interrupt generated due to NTESTON bit from the other master (NTESTON = 0 from the other master) <sup>[3]</sup>
			1	interrupt generated due to TESTON bit from the other master (NTESTON = 1 from the other master) <sup>[3]</sup>
6	MYTEST <sup>[2]</sup>	R only	0*	no interrupt generated by TESTON bit (TESTON = 0) <sup>[3]</sup>
			1	interrupt generated by TESTON bit (TESTON = 1) <sup>[3]</sup>
5	-	R only	0*	not used
4	-	R only	0*	not used
3	BUSLOST <sup>[4]</sup>	R only	0*	no interrupt generated to the previous master when switching to the new one is initiated
			1	interrupt generated to the previous master when switching to the new one is initiated



**Table 14. Register 2 - Interrupt Status (ISTAT) register bit description ...continued**

Legend: \* default value

Bit	Symbol	Access	Value <sup>[1]</sup>	Description
2	BUSOK <sup>[4]</sup>	R only	0*	no interrupt generated by bus sensor function
			1	interrupt generated by bus sensor function (masked when bus recovery/initialization requested) - Bus was not idle when the switch occurred
1	BUSINIT <sup>[4]</sup>	R only	0*	no interrupt generated by the bus recovery/initialization function
			1	interrupt generated by the bus recovery/initialization function; recovery/initialization done
0	INTIN <sup>[2]</sup>	R only	0*	no interrupt on interrupt input (INT_IN) <sup>[5]</sup>
			1	interrupt on interrupt input (INT_IN) <sup>[5]</sup>

[1] Default values are the same for PCA9541A/01 and PCA9541A/03.

[2] Reading the Interrupt Status Register does not clear the MYTEST, NMYTEST or the INTIN bits. They are cleared if:

INT\_IN lines goes HIGH for INTIN bit  
 TESTON bit is cleared for MYTEST bit  
 NTESTON bit is cleared for NMYTEST bit

[3] Interrupt on a master is cleared after TESTON bit is cleared by the same master or NTESTON bit is cleared by the other master.

[4] BUSINIT, BUSOK and BUSLOST bits in the Interrupt Status Register get cleared after a read of the same register is done. Precisely, the register gets cleared on the second clock pulse during the read operation.

[5] If the interrupt condition remains on INT\_IN after the read sequence, another interrupt will be generated (if the interrupt has not been masked).

## 8.5 Power-on reset

When power is applied to V<sub>DD</sub>, an internal power-on reset holds the PCA9541A in a reset condition until V<sub>DD</sub> has reached V<sub>POR</sub>. At this point, the reset condition is released and the internal registers are initialized to their default states, with:

- PCA9541A/01: default Channel 0 (no STOP detect)  
 After power-up and/or insertion of the device in the main I<sup>2</sup>C-bus, the upstream Channel 0 and the downstream slave channel are connected together.
- PCA9541A/03: default 'no channel' (no STOP detect)  
 After power-up and/or insertion of the device in the main I<sup>2</sup>C-bus, no channel will be connected to the downstream channel. The device is ready to receive a START condition and its address by a master.  
 If either register writes to its Control Register, then the connection between the upstream and the downstream channels is determined by the values on the Control Registers.

Thereafter, V<sub>DD</sub> must be lowered below 0.2 V to reset the device.

## 8.6 External reset


A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin LOW for a minimum of  $t_{w(\text{rst})L}$ . The PCA9541A registers and I<sup>2</sup>C-bus state machine will be held in their default states until the  $\overline{\text{RESET}}$  input is once again HIGH. This input typically requires a pull-up resistor to  $V_{DD}$ .

Default states are:

- I<sup>2</sup>C-bus upstream Channel 0 connected to the I<sup>2</sup>C-bus downstream channel for the PCA9541A/01
- no I<sup>2</sup>C-bus upstream channel connected to the I<sup>2</sup>C-bus downstream channel for the PCA9541A/03.

## 8.7 Voltage translation

The pass gate transistors of the PCA9541A are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that will be passed from one I<sup>2</sup>C-bus to another.



[Figure 8](#) shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in [Section 12 "Static characteristics"](#) of this data sheet). In order for the PCA9541A to act as a voltage translator, the  $V_{o(\text{sw})}$  voltage should be equal to, or lower than the lowest bus voltage. For example, if the main buses were running at 5 V, and the downstream bus was 3.3 V, then  $V_{o(\text{sw})}$  should be equal to or below 3.3 V to effectively clamp the downstream bus voltages. Looking at [Figure 8](#), we see that  $V_{o(\text{sw})(\text{max})}$  will be at 3.3 V when the PCA9541A supply voltage is 3.5 V or lower so the PCA9541A supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see [Figure 17](#)).


More Information on voltage translation can be found in Application Note AN262: *PCA954X family of I<sup>2</sup>C/SMBus multiplexers and switches*.

## 9. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


### 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see [Figure 9](#)).



### 9.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see [Figure 10](#)).



### 9.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see [Figure 11](#)).




Fig 11. System configuration

### 9.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.






Fig 12. Acknowledgement on the I<sup>2</sup>C-bus


9.5 Bus transactions



**Remark:** If a third data byte is sent, it will not be acknowledged by the PCA9541A.




**Remark:** If a fourth data byte is read, the first register will be accessed.



(1) We assume that a read of the Control register was done by MASTER 0 before this sequence and that 000x 0101 was read (MASTER 1 controlling the bus).

Fig 15. Write to the Control register and switch from Channel 1 to Channel 0 (bus recovery/initialization requested)

002aab609



## 10. Application design-in information




Fig 17. Typical application


### 10.1 Specific applications

The PCA9541A is a 2-to-1 I<sup>2</sup>C-bus master selector designed for dual master, high reliability I<sup>2</sup>C-bus applications, where continuous maintenance and control monitoring is required even if one master fails or its controller card is removed for maintenance. The PCA9541A can also be used in other applications, such as where masters share the same resource but cannot share the same bus, as a gatekeeper multiplexer in long single bus applications or as a bus initialization/recovery device.



### 10.2 High reliability systems


In a typical multipoint application, shown in [Figure 18](#), the two masters (for example, primary and back-up) are located on separate I<sup>2</sup>C-buses that connect to multiple downstream I<sup>2</sup>C-bus slave cards/devices via a PCA9541A/01 for non-hot swap applications to provide high reliability of the I<sup>2</sup>C-bus.



**Fig 18. High reliability backplane application**

I<sup>2</sup>C-bus commands are sent via the primary or back-up master and either master can take command of the I<sup>2</sup>C-bus. Either master at any time can gain control of the slave devices if the other master is disabled or removed from the system. The failed master is isolated from the system and will not affect communication between the on-line master and the slave devices located on the cards.

For even higher reliability in multipoint backplane applications, two dedicated masters can be used for every card as shown in [Figure 19](#).



**Fig 19. Very high reliability backplane application**

### 10.3 Masters with shared resources

Some masters may not be multi-master capable or some masters may not work well together and continually lock up the bus. The PCA9541A can be used to separate the masters, as shown in [Figure 20](#), but still allow shared access to slave devices, such as Field Replaceable Unit (FRU) EEPROMs or temperature sensors.




Fig 20. Masters with shared resources application

### 10.4 Gatekeeper multiplexer

The PCA9541A/03 can act as a gatekeeper multiplexer in applications where there are multiple I<sup>2</sup>C-bus devices with the same fixed address (for example, EEPROMs with address of 'Z' as shown in [Figure 21](#)) connected in a multipoint arrangement to the same I<sup>2</sup>C-bus. Up to 16 hot swappable cards/devices can be multiplexed to the same bus master by using one PCA9541A/03 per card/device. Since each PCA9541A/03 has its own unique address (for example, 'A', 'B', 'C', and so on), the EEPROMs can be connected to the master, one at a time, by connecting one PCA9541A/03 (Master 0 position) while keeping the rest of the cards/devices isolated (off position).

The alternative, shown with dashed lines, is to use a PCA9548 1-to-8 channel switch on the master card and run 8 I<sup>2</sup>C-bus devices, one to each EEPROM card, to multiplex the master to each card. The number of card pins used is the same in either case, but there are 7 less pairs of SDA/SCL traces on the printed-circuit board if the PCA9541A/03 is used.




Fig 21. Gatekeeper multiplexer application

### 10.5 Bus initialization/recovery to initialize slaves without hardware reset

If the I<sup>2</sup>C-bus is hung, I<sup>2</sup>C-bus devices without a hardware reset pin (for example, Slave 1 and Slave 2 in [Figure 22](#)) can be isolated from the master by the PCA9541A/03. The PCA9541A/03 disconnects the bus when it is reset via the hardware reset line, restoring the master's control of the rest of the bus (for example, Slave 0). The bus master can then command the PCA9541A/03 to send 9 clock pulses/STOP condition to reset the downstream I<sup>2</sup>C-bus devices before they are reconnected to the master or leave the downstream devices isolated.




Fig 22. Bus initialization/recovery application

## 11. Limiting values

**Table 15. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).  
Voltages are referenced to V<sub>SS</sub> (ground = 0 V).<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+7.0	V
V <sub>I</sub>	input voltage		-0.5	+7.0	V
I <sub>I</sub>	input current		-20	+20	mA
I <sub>O</sub>	output current		-25	+25	mA
I <sub>DD</sub>	supply current		-100	+100	mA
I <sub>SS</sub>	ground supply current		-100	+100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
T <sub>stg</sub>	storage temperature		-60	+150	°C
T <sub>amb</sub>	ambient temperature	operating in free air	-40	+85	°C

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

## 12. Static characteristics

**Table 16. Static characteristics**

V<sub>DD</sub> = 2.3 V to 5.5 V; V<sub>SS</sub> = 0 V; T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply</b>						
V <sub>DD</sub>	supply voltage		2.3	-	3.6	V
I <sub>DD</sub>	supply current	Operating mode; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 100 kHz				
		V <sub>DD</sub> = 3.6 V	-	152	200	μA
		V <sub>DD</sub> = 5.5 V	-	349	600	μA
I <sub>stb</sub>	standby current	Standby mode; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 0 kHz				
		V <sub>DD</sub> = 3.6 V	-	30	80	μA
		V <sub>DD</sub> = 5.5 V	-	40	100	μA
V <sub>POR</sub>	power-on reset voltage	no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	<sup>[1]</sup> -	1.5	2.1	V
<b>Input SCL_MSTn; input/output SDA_MSTn (upstream and downstream channels)</b>						
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
I <sub>L</sub>	leakage current	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+1	μA
C <sub>i</sub>	input capacitance	V <sub>I</sub> = V <sub>SS</sub>				
		V <sub>DD</sub> = 2.3 V to 3.6 V	-	4	5	pF
		V <sub>DD</sub> = 3.6 V to 5.5 V	-	4	6	pF

**Table 16. Static characteristics ...continued** $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Select inputs A0 to A3, INT_IN, RESET</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3 $V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		0.7 $V_{DD}$	-	6	V
$I_{LI}$	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance	$V_I = V_{SS}$				
		$V_{DD} = 2.3 \text{ V to } 3.6 \text{ V}$	-	2	3	pF
		$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	-	2	5	pF
<b>Pass gate</b>						
$R_{on}$	ON-state resistance	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ ; $V_O = 0.4 \text{ V}$ ; $I_O = 15 \text{ mA}$	4	12	24	$\Omega$
		$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ ; $V_O = 0.4 \text{ V}$ ; $I_O = 15 \text{ mA}$	5	14	30	$\Omega$
		$V_{DD} = 2.3 \text{ V to } 2.7 \text{ V}$ ; $V_O = 0.4 \text{ V}$ ; $I_O = 10 \text{ mA}$	7	17	55	$\Omega$
$V_{o(sw)}$	switch output voltage	$V_{i(sw)} = V_{DD} = 5.0 \text{ V}$ ; $I_{o(sw)} = -100 \mu\text{A}$	-	3.6	-	V
		$V_{i(sw)} = V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ ; $I_{o(sw)} = -100 \mu\text{A}$	2.6	-	4.5	V
		$V_{i(sw)} = V_{DD} = 3.3 \text{ V}$ ; $I_{o(sw)} = -100 \mu\text{A}$	-	2.2	-	V
		$V_{i(sw)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ ; $I_{o(sw)} = -100 \mu\text{A}$	1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}$ ; $I_{o(sw)} = -100 \mu\text{A}$	-	1.5	-	V
		$V_{i(sw)} = V_{DD} = 2.3 \text{ V to } 2.7 \text{ V}$ ; $I_{o(sw)} = -100 \mu\text{A}$	1.1	-	2.0	V
$I_L$	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$
<b>INT0 and INT1 outputs</b>						
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4 \text{ V}$	3	-	-	mA

[1]  $V_{DD}$  must be lowered to 0.2 V in order to reset part.

### 13. Dynamic characteristics

Table 17. Dynamic characteristics

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit	
			Min	Max	Min	Max		
t <sub>PD</sub>	propagation delay	(SDA_MSTn to SDA_SLAVE) or (SCL_MSTn to SCL_SLAVE)	[1]	-	0.3	-	0.3	ns
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400		kHz
f <sub>SCL(init/rec)</sub>	SCL clock frequency (bus initialization/bus recovery)		50	150	50	150		kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-		μs
t <sub>HD;STA</sub>	hold time (repeated) START condition	[2]	4.0	-	0.6	-		μs
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-		μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-		μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-		μs
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-		μs
t <sub>HD;DAT</sub>	data hold time		0[3]	3.45	0[3]	0.9		μs
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-		ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [4]	300		ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 + 0.1C <sub>b</sub> [4]	300		ns
C <sub>b</sub>	capacitive load for each bus line		-	400	-	400		pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50		ns
t <sub>VD;DAT</sub>	data valid time	HIGH-to-LOW	[5]	-	1	-	1	μs
		LOW-to-HIGH	[5]	-	0.6	-	0.6	μs
t <sub>VD;ACK</sub>	data valid acknowledge time		-	1	-	1		μs
<b>INT</b>								
t <sub>v(INT_IN-INTn)</sub>	valid time from pin $\overline{\text{INT\_IN}}$ to pin $\overline{\text{INTn}}$ signal		-	4	-	4		μs
t <sub>d(INT_IN-INTn)</sub>	delay time from pin $\overline{\text{INT\_IN}}$ to pin $\overline{\text{INTn}}$ inactive		-	2	-	2		μs
t <sub>w(rej)L</sub>	LOW-level rejection time	$\overline{\text{INT\_IN}}$ input	1	-	1	-		μs
t <sub>w(rej)H</sub>	HIGH-level rejection time	$\overline{\text{INT\_IN}}$ input	0.5	-	0.5	-		μs
<b>RESET</b>								
t <sub>w(rst)L</sub>	LOW-level reset time		10	-	10	-		ns
t <sub>rst</sub>	reset time	SDA clear	500	-	500	-		ns
t <sub>REC;STA</sub>	recovery time to START condition	[6][7]	0	-	0	-		ns

[1] Pass gate propagation delay is calculated from the 20 Ω typical R<sub>on</sub> and the 15 pF load capacitance.

[2] After this period, the first clock pulse is generated.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

- [4]  $C_b$  = total capacitance of one bus line in pF.
- [5] Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.
- [6] Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.
- [7] Upon reset, the full delay will be the sum of  $t_{rst}$  and the RC time constant of the SDA bus.





Fig 23. Definition of timing on the I<sup>2</sup>C-bus



Rise and fall times, refer to  $V_{IL}$  and  $V_{IH}$ .

Fig 24. I<sup>2</sup>C-bus timing diagram




Fig 25. Definition of RESET timing

## 14. Test information




Fig 26. Test circuitry for switching times



15. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 27. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 28. Package outline SOT403-1 (TSSOP16)

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 4 x 4 x 0.85 mm

SOT629-1




Fig 29. Package outline SOT629-1 (HVQFN16)

## 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 30](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 18](#) and [19](#)

**Table 18. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 19. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 30](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

## 17. Abbreviations

**Table 20. Abbreviations**

Acronym	Description
AI	Auto Increment
CDM	Charged Device Model
DUT	Device Under Test
EEPROM	Electrically Erasable Programmable Read-Only Memory
ESD	ElectroStatic Discharge
FRU	Field Replaceable Unit
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter Integrated Circuit bus
IC	Integrated Circuit
MM	Machine Model
POR	Power-On Reset
RC	Resistor-Capacitor network
SMBus	System Management Bus

## 18. Revision history

Table 21. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9541A_3	20090716	Product data sheet	-	PCA9541A_2
Modifications:	<ul style="list-style-type: none"><li>• <a href="#">Section 1 “General description”</a>: deleted (old) 3<sup>rd</sup> paragraph.</li><li>• <a href="#">Section 12 “Static characteristics”</a>: merged <a href="#">Table 16 “Static characteristics”</a> (<math>V_{DD} = 2.3\text{ V to }3.6\text{ V}</math>) and (old) <a href="#">Table 17 “Static characteristics”</a> (<math>V_{DD} = 3.6\text{ V to }5.5\text{ V}</math>).</li></ul>			
PCA9541A_2	20090604	Product data sheet	-	PCA9541A_1
PCA9541A_1	20090528	Objective data sheet	-	-

## 19. Legal information

### 19.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 19.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 19.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

## 20. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)



## 21. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	<b>16</b>	<b>Soldering of SMD packages</b> . . . . .	<b>36</b>
<b>2</b>	<b>Features</b> . . . . .	<b>2</b>	16.1	Introduction to soldering . . . . .	36
<b>3</b>	<b>Applications</b> . . . . .	<b>2</b>	16.2	Wave and reflow soldering . . . . .	36
<b>4</b>	<b>Ordering information</b> . . . . .	<b>3</b>	16.3	Wave soldering . . . . .	36
<b>5</b>	<b>Marking</b> . . . . .	<b>3</b>	16.4	Reflow soldering . . . . .	37
<b>6</b>	<b>Block diagram</b> . . . . .	<b>4</b>	<b>17</b>	<b>Abbreviations</b> . . . . .	<b>38</b>
<b>7</b>	<b>Pinning information</b> . . . . .	<b>5</b>	<b>18</b>	<b>Revision history</b> . . . . .	<b>39</b>
7.1	Pinning . . . . .	5	<b>19</b>	<b>Legal information</b> . . . . .	<b>40</b>
7.2	Pin description . . . . .	6	19.1	Data sheet status . . . . .	40
<b>8</b>	<b>Functional description</b> . . . . .	<b>7</b>	19.2	Definitions . . . . .	40
8.1	Device address . . . . .	7	19.3	Disclaimers . . . . .	40
8.2	Command Code . . . . .	7	19.4	Trademarks . . . . .	40
8.3	Interrupt Enable and Control registers description . . . . .	8	<b>20</b>	<b>Contact information</b> . . . . .	<b>40</b>
8.3.1	Register 0: Interrupt Enable (IE) register (B1:B0 = 00b) . . . . .	10	<b>21</b>	<b>Contents</b> . . . . .	<b>41</b>
8.3.2	Register 1: Control Register (B1:B0 = 01b) . . . . .	11			
8.4	Interrupt Status registers . . . . .	15			
8.4.1	Bus control lost interrupt . . . . .	15			
8.4.2	Recovery/initialization interrupt . . . . .	15			
8.4.3	Downstream interrupt . . . . .	16			
8.4.4	Functional test interrupt . . . . .	16			
8.4.5	Register 2: Interrupt Status Register (B1:B0 = 10b) . . . . .	16			
8.5	Power-on reset . . . . .	17			
8.6	External reset . . . . .	18			
8.7	Voltage translation . . . . .	18			
<b>9</b>	<b>Characteristics of the I<sup>2</sup>C-bus</b> . . . . .	<b>19</b>			
9.1	Bit transfer . . . . .	19			
9.2	START and STOP conditions . . . . .	19			
9.3	System configuration . . . . .	20			
9.4	Acknowledge . . . . .	20			
9.5	Bus transactions . . . . .	21			
<b>10</b>	<b>Application design-in information</b> . . . . .	<b>24</b>			
10.1	Specific applications . . . . .	24			
10.2	High reliability systems . . . . .	25			
10.3	Masters with shared resources . . . . .	26			
10.4	Gatekeeper multiplexer . . . . .	26			
10.5	Bus initialization/recovery to initialize slaves without hardware reset . . . . .	27			
<b>11</b>	<b>Limiting values</b> . . . . .	<b>28</b>			
<b>12</b>	<b>Static characteristics</b> . . . . .	<b>28</b>			
<b>13</b>	<b>Dynamic characteristics</b> . . . . .	<b>30</b>			
<b>14</b>	<b>Test information</b> . . . . .	<b>32</b>			
<b>15</b>	<b>Package outline</b> . . . . .	<b>33</b>			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>  
For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 16 July 2009  
Document identifier: PCA9541A\_3