
# INTEGRATED CIRCUITS



Product data sheet Supersedes data of 2004 Apr 13 2004 Sep 29





# **PCA9540B**

### **FEATURES**

- 1-of-2 bi-directional translating multiplexer
- I<sup>2</sup>C interface logic; compatible with SMBus standards
- Channel selection via I<sup>2</sup>C-bus
- Power up with all multiplexer channels deselected
- Low Rds<sub>ON</sub> switches
- $\bullet$  Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant Inputs
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA
- Packages Offered: SO8, TSSOP8

### DESCRIPTION

The PCA9540B is a 1-of-2 bi-directional translating multiplexer, controlled via the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels. Only one SCx/SDx channel is selected at a time, determined by the contents of the programmable control register.

A power-on reset function puts the registers in their default state and initializes the  $l^2C$  state machine with no channels selected.

The pass gates of the multiplexer are constructed such that the V<sub>DD</sub> pin can be used to limit the maximum high voltage which will be passed by the PCA9540B. This allows the use of different bus voltages on each SCx/SDx pair, so that 1.8 V, 2.5, or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors can pull the bus up to the desired voltage level for this channel. All I/O pins are 5 V tolerant.

The PCA9540B has replaced the PCA9540 and all designs must migrate to the PCA9540B. PCA9540B samples can be requested from www.philipslogic.com/products/l2Cmuxes/.



## **PIN CONFIGURATION**




Figure 1. Pin configuration

## **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	SCL	Serial clock line
2	SDA	Serial data line
3	V <sub>DD</sub>	Supply voltage
4	SD0	Serial data 0
5	SC0	Serial clock 0
6	V <sub>SS</sub>	Supply ground
7	SD1	Serial data 1
8	SC1	Serial clock 1

## **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
8-Pin Plastic SO	–40 °C to +85 °C	PCA9540BD	PA9540B	SOT96-1
8-Pin Plastic TSSOP	–40 °C to +85 °C	PCA9540BDP	9540B	SOT505-1

Standard packing quantities and other packaging data are available at www.standardproducts.philips.com/packaging.

# PCA9540B

# **BLOCK DIAGRAM**




Figure 2. Block diagram

# PCA9540B

### **DEVICE ADDRESSING**

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9540B is shown in Figure 3.




Figure 3. Slave address

The last bit of the slave address defines the operation to be performed. When set to logic 1, a read is selected while a logic 0 selects a write operation.

## CONTROL REGISTER

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9540B which will be stored in the Control Register. If multiple bytes are received by the PCA9540B, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C bus.




Figure 4. Control register

## **CONTROL REGISTER DEFINITION**

A SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9540B has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Table 1.	Control Register;	Write —	Channel	Selection/
Read —	Channel Status			

D7	D6	D5	D4	D3	B2	B1	B0	COMMAND
Х	Х	Х	Х	Х	0	Х	Х	No channel selected
Х	Х	Х	Х	Х	1	0	0	Channel 0 enabled
Х	Х	Х	Х	Х	1	0	1	Channel 1 enabled
Х	Х	Х	Х	Х	1	1	Х	No channel selected
0	0	0	0	0	0	0	0	No channel selected; power-up default state

### **POWER-ON RESET**

When power is applied to V<sub>DD</sub>, an internal Power-On Reset holds the PCA9540B in a reset condition until V<sub>DD</sub> has reached V<sub>POR</sub>. At this point, the reset condition is released and the PCA9540B registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes causing all the channels to be deselected. Thereafter, V<sub>DD</sub> must be lowered below 0.2 V to reset the device.

### **VOLTAGE TRANSLATION**

The pass gate transistors of the PCA9540B are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that will be passed from one I²C bus to another.




Figure 5. V<sub>pass</sub> voltage

Figure 5 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in the DC Characteristics section of this datasheet). In order for the PCA9540B to act as a voltage translator, the V<sub>pass</sub> voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then V<sub>pass</sub> should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 5, we see that V<sub>pass</sub> (max.) will be at 2.7 V when the PCA9540B supply voltage is 3.5 V or lower so the PCA9540B supply voltage to their appropriate levels (see Figure 12).

More Information can be found in Application Note AN262 PCA954X family of  $l^2C/SMBus$  multiplexers and switches.

# PCA9540B

## CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## **Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 6).




Figure 6. Bit transfer

### Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 7).

## System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 8).




Figure 7. Definition of start and stop conditions




Figure 8. System configuration

# PCA9540B

## Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Figure 9. Acknowledgement on the I<sup>2</sup>C-bus




Figure 10. WRITE control register




Figure 11. READ control register

PCA9540B

# **TYPICAL APPLICATION**




Figure 12. Typical application

# PCA9540B

# ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134).Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>DD</sub>	DC supply voltage		-0.5 to +7.0	V
VI	DC input voltage		-0.5 to +7.0	V
l	DC input current		±20	mA
Ι <sub>Ο</sub>	DC output current		±25	mA
I <sub>DD</sub>	Supply current		±100	mA
I <sub>SS</sub>	Supply current		±100	mA
P <sub>tot</sub>	total power dissipation		400	mW
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C
T <sub>amb</sub>	Operating ambient temperature		-40 to +85	°C

### NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

# **DC CHARACTERISTICS**

 $V_{DD}$  = 2.3 to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified. (See page 9 for  $V_{DD}$  = 3.6 to 5.5 V)

CVMDOL	DADAMETED						
SYMBOL	PARAMETER	TEST CONDITIONS		TYP	MAX		
Supply	•	•			•		
V <sub>DD</sub>	Supply voltage		2.3	_	3.6	V	
I <sub>DD</sub>	Supply current	Operating mode; $V_{DD}$ = 3.6 V; no load; $V_I$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	_	20	50	μA	
I <sub>stb</sub>	Standby current	Standby mode; $V_{DD}$ = 3.6 V; no load; $V_I$ = $V_{DD}$ or $V_{SS}$ ; $f_{SLC}$ = 0 kHz	_	0.1	1	μΑ	
V <sub>POR</sub>	Power-on reset voltage (Note 1)	no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	—	1.6	2.1	V	
Input SCL;	input/output SDA						
V <sub>IL</sub>	LOW-level input voltage		-0.5	—	0.3V <sub>DD</sub>	V	
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	_	6	V	
	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	_	—	mA	
IOL		V <sub>OL</sub> = 0.6 V	6	—	—	mA	
١L	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ	
Ci	Input capacitance	$V_{I} = V_{SS}$	—	7	8	pF	
Pass Gate							
Р	Switch register of	$V_{CC}$ = 3.0 to 3.6 V, $V_O$ = 0.4 V, $I_O$ = 15 mA	5	11	31	Ω	
R <sub>ŌN</sub>	Switch resistance	$V_{CC}$ = 2.3 to 2.7 V, $V_O$ = 0.4 V, $I_O$ = 10 mA	7	16	55	1 1	
		$V_{swin} = V_{DD} = 3.3 \text{ V}; \text{ I}_{swout} = -100 \ \mu\text{A}$	—	1.9	—		
M		$V_{swin} = V_{DD} = 3.0$ to 3.6 V; $I_{swout} = -100 \ \mu A$	1.6	-	2.8	- v	
V <sub>Pass</sub>	Switch output voltage	$V_{swin} = V_{DD} = 2.5 \text{ V}; \text{ I}_{swout} = -100 \ \mu\text{A}$	—	1.5	—		
		$V_{swin} = V_{DD} = 2.3$ to 2.7 V; $I_{swout} = -100 \ \mu A$	1.1	-	2.0		
١L	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ	
C <sub>io</sub>	Input/output capacitance	$V_{I} = V_{SS}$	_	2.5	5	pF	

NOTE:

1. V<sub>DD</sub> must be lowered to 0.2 V in order to reset part.

# PCA9540B

# **DC CHARACTERISTICS**

 $V_{DD}$  = 3.6 to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified. (See page 8 for  $V_{DD}$  = 2.3 to 3.6 V)

CYMPOL		TEST CONDITIONS					
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX		
Supply	-	•					
V <sub>DD</sub>	Supply voltage		3.6	-	5.5	V	
I <sub>DD</sub>	Supply current	Operating mode; $V_{DD}$ = 5.5 V; no load; $V_I$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	_	65	100	μA	
I <sub>stb</sub>	Standby current	Standby mode; $V_{DD}$ = 5.5 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$	_	0.3	1	μΑ	
V <sub>POR</sub> <sup>1</sup>	Power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	—	1.6	2.1	V	
Input SCL; inpu	ut/output SDA						
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	0.3 V <sub>DD</sub>	V	
V <sub>IH</sub>	HIGH-level input voltage		0.7 V <sub>DD</sub>	-	6	V	
	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	—	mA	
I <sub>OL</sub>		V <sub>OL</sub> = 0.6 V	6	-	_	μΑ	
IIL	LOW-level input current	$V_I = V_{SS}$	-1	-	1	mA	
IIH	HIGH-level input current	$V_I = V_{DD}$	-1	-	1	μΑ	
Ci	Input capacitance	$V_I = V_{SS}$	—	6	8	pF	
Pass Gate							
R <sub>ON</sub>	Switch resistance	$V_{CC}$ = 4.5 to 5.5 V, $V_{O}$ = 0.4 V, $I_{O}$ = 15 mA	4	9	24	Ω	
	Switch autout valtage	$V_{swin} = V_{DD} = 5.0 \text{ V}; I_{swout} = -100 \mu\text{A}$	—	3.6	—	V	
V <sub>Pass</sub>	Switch output voltage	$V_{swin} = V_{DD} = 4.5$ to 5.5 V; $I_{swout} = -100 \ \mu A$	2.6	-	4.5	V	
۱ <sub>L</sub>	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ	
C <sub>io</sub>	Input/output capacitance	$V_{I} = V_{SS}$	_	2.5	5	pF	

NOTE:

1.  $V_{DD}$  must be lowered to 0.2 V in order to reset part.

# PCA9540B

## **AC CHARACTERISTICS**

SYMBOL	PARAMETER		RD-MODE BUS	FAST-M I <sup>2</sup> C-B	UNIT	
		MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Propagation delay from SDA to SD <sub>n</sub> or SCL to SC <sub>n</sub>	- 1	0.3 <sup>1</sup>	-	0.3 <sup>1</sup>	ns
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	- 1	1.3	_	μs
t <sub>HD;STA</sub>	Hold time (repeated) START condition After this period, the first clock pulse is generated	4.0	-	0.6	_	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	-	1.3	_	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	4.0	_	0.6	—	μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	4.7	-	0.6	—	μs
t <sub>SU;STO</sub>	Set-up time for STOP condition	4.0	-	0.6	—	μs
t <sub>HD;DAT</sub>	Data hold time	02	3.45	0 <sup>2</sup>	0.9	μs
t <sub>SU;DAT</sub>	Data set-up time	250	-	100	—	ns
t <sub>R</sub>	Rise time of both SDA and SCL signals	—	1000	$20 + 0.1 C_b^3$	300	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals	—	300	$20 + 0.1 C_b^3$	300	μs
Cb	Capacitive load for each bus line	—	400	—	400	μs
t <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter	_	50	—	50	ns
t <sub>VD:DATL</sub>	Data valid (HL) <sup>4</sup>	—	1	—	1	μs
t <sub>VD:DATH</sub>	Data valid (LH) <sup>4</sup>	—	0.6	—	0.6	μs
t <sub>VD:ACK</sub>	Data valid Acknowledge	—	1	—	1	μs

#### NOTES:

Pass gate propagation delay is calculated from the 20 Ω typical R<sub>ON</sub> and and the 15 pF load capacitance.
A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH<sub>min</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

3. C<sub>b</sub> = total capacitance of one bus line in pF.

4. Measurements taken with 1 kΩ pull-up resistor and 50 pF load.






Figure 13. Definition of timing on the I<sup>2</sup>C-bus

PCA9540B



-

PCA9540B



PCA9540B

# **REVISION HISTORY**

Rev	Date	Description
_2	20040929	Product data sheet (9397 750 13731). Supersedes data of 2004 Apr 13 (9397 750 12918). Modifications:
		• Section "Control Register Definition" on page 4: add "No channel selected; power-up default state" row to bottom of Table 1.
		• Section "Power-on Reset" on page 4 re-written.
		• AC characterists table on page 10: Add Note 4 and references to it at parameters t <sub>VD;DATL</sub> and t <sub>VD;DATH</sub> .
_1	20040413	Product data (9397 750 12918).

PCA9540B



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

## Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax

sales.addresses@www.semiconductors.philips.com

For sales offices addresses send e-mail to:

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 09-04

9397 750 13731

Let's make things better.

Document order number:





