# DATA SHEET



PCA9531 8-bit I<sup>2</sup>C LED dimmer

Product data 2003 Nov 10





## 8-bit I<sup>2</sup>C LED dimmer

PCA9531



### **FEATURES**

- Eight LED drivers (on, off, flashing at a programmable rate)
- Two selectable, fully programmable blink rates (frequency and duty cycle) between 0.625 and 160 Hz (1.6 and 6.25 milliseconds)
- 256 brightness steps
- Input/outputs not used as LED drivers can be used as regular GPIOs
- Internal oscillator requires no external components
- I<sup>2</sup>C interface logic compatible with SMBus
- Internal power-on reset
- Noise filter on SCL/SDA inputs
- Active low reset input
- Eight open drain outputs directly drive LEDs to 25 mA
- Edge rate control on outputs
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Package offer: SO16, TSSOP16, HVQFN16

### **DESCRIPTION**

The PCA9531 is an 8-bit I<sup>2</sup>C & SMBus I/O expander optimized for dimming LEDs in 256 discrete steps for Red/Green/Blue (RGB) color mixing and back light applications.

The PCA9531 contains an internal oscillator with two user programmable blink rates and duty cycles coupled to the output PWM. The LED brightness is controlled by setting the blink rate high enough (> 100 Hz) that the blinking can not be seen and then using the duty cycle to vary the amount of time the LED is on and thus the average current through the LED.

The initial setup sequence programs the two blink rates/duty cycles for each individual PWM. From then on, only one command from the bus master is required to turn individual LEDs ON, OFF, BLINK RATE 1 or BLINK RATE 2. Based on the programmed frequency and duty cycle, BLINK RATE 1 and BLINK RATE 2 will cause the LEDs to appear at a different brightness or blink at periods up to 1.6 second. The open drain outputs directly drive the LEDs with maximum output sink current of 25 mA per bit and 100 mA per package.

To blink LEDs at periods greater than 1.6 second the bus master (MCU, MPU, DSP, chipset, etc.) must send repeated commands to turn the LED on and off as is currently done when using normal I/O Expanders like the Philips PCF8574 or PCA9554. Any bits not used for controlling the LEDs can be used for General Purpose Parallel Input/Output (GPIO) expansion which provides a simple solution when additional I/O is needed for ACPI power switches, sensors, push-buttons, alarm monitoring, fans, etc.

The active low hardware reset pin (RESET) and Power On Reset (POR) initializes the registers to their default state causing the bits to be set high (LED off).

Three hardware address pins on the PCA9531 allow eight devices to operate on the same bus.

## **ORDERING INFORMATION**

| PACKAGES             | TEMPERATURE RANGE | ORDER CODE | TOPSIDE MARK | DRAWING NUMBER |
|----------------------|-------------------|------------|--------------|----------------|
| 16-pin plastic SO    | -40 to +85 °C     | PCA9531D   | PCA9531D     | SOT109-1       |
| 16-pin plastic TSSOP | -40 to +85 °C     | PCA9531PW  | PCA9531      | SOT403-1       |
| 16-pin plastic HVQFN | -40 to +85 °C     | PCA9531BS  | 9531         | SOT629-1       |

Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.

I<sup>2</sup>C is a trademark of Philips Semiconductors Corporation.

2003 Nov 10 2

## 8-bit I<sup>2</sup>C LED dimmer

PCA9531

## PIN CONFIGURATION — SO, TSSOP




Figure 1. Pin configuration — SO, TSSOP

## PIN CONFIGURATION — HVQFN




Figure 2. Pin configuration — HVQFN

## **PIN DESCRIPTION**

| SO, TSSOP<br>PIN<br>NUMBER | HVQFN<br>PIN<br>NUMBER | SYMBOL          | FUNCTION               |
|----------------------------|------------------------|-----------------|------------------------|
| 1                          | 15                     | A0              | Address input 0        |
| 2                          | 16                     | A1              | Address input 1        |
| 3                          | 1                      | A2              | Address input 2        |
| 4, 5, 6, 7                 | 2, 3, 4, 5             | LED0-3          | LED drivers 0-3        |
| 8                          | 6                      | V <sub>SS</sub> | Supply ground          |
| 9, 10, 11, 12              | 7, 8, 9, 10            | LED4-7          | LED drivers 4-7        |
| 13                         | 11                     | RESET           | Active low reset input |
| 14                         | 12                     | SCL             | Serial clock line      |
| 15                         | 13                     | SDA             | Serial data line       |
| 16                         | 14                     | $V_{DD}$        | Supply voltage         |

## 8-bit I<sup>2</sup>C LED dimmer

PCA9531

## **BLOCK DIAGRAM**




Figure 3. Block diagram

PCA9531

### **DEVICE ADDRESSING**

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9531 is shown in Figure 4. To conserve power, no internal pullup resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




Figure 4. Slave address

The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected while a logic 0 selects a write operation.

### **CONTROL REGISTER**

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9531 which will be stored in the Control Register.




Figure 5. Control register

### **CONTROL REGISTER DEFINITION**

| В2 | В1 | В0 | REGISTER<br>NAME | TYPE           | REGISTER<br>FUNCTION     |
|----|----|----|------------------|----------------|--------------------------|
| 0  | 0  | 0  | INPUT            | READ           | INPUT<br>REGISTER        |
| 0  | 0  | 1  | PSC0             | READ/<br>WRITE | FREQUENCY<br>PRESCALER 0 |
| 0  | 1  | 0  | PWM0             | READ/<br>WRITE | PWM<br>REGISTER 0        |
| 0  | 1  | 1  | PSC1             | READ/<br>WRITE | FREQUENCY<br>PRESCALER 1 |
| 1  | 0  | 0  | PWM1             | READ/<br>WRITE | PWM<br>REGISTER 1        |
| 1  | 0  | 1  | LS0              | READ/<br>WRITE | LED0-LED3<br>SELECTOR    |
| 1  | 1  | 0  | LS1              | READ/<br>WRITE | LED4-LED7<br>SELECTOR    |

## REGISTER DESCRIPTION

The lowest 3 bits are used as a pointer to determine which register will be accessed.

If the auto-increment flag is set, the three low order bits of the Control Register are automatically incremented after a read or write. This allows the user to program the registers sequentially. The contents of these bits will rollover to '000' after the last register is accessed.

When auto-increment flag is set (AI = 1) and a read sequence is initiated, the sequence must start by reading a register different from the input register (B2 B1 B0  $\neq$  0 0 0).

Only the 3 least significant bits are affected by the AI flag.

Unused bits must be programmed with zeroes.

#### INPUT — INPUT REGISTER

| bit     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| Default | X | Χ | Χ | Χ | X | Χ | Χ | Χ |

The INPUT register reflects the state of the device pins. Writes to this register will be acknowledged but will have no effect.

### **PSC0** — FREQUENCY PRESCALER 0

| bit     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

PSC0 is used to program the period of the PWM output.

The period of BLINK0 =  $\frac{(PSC0 + 1)}{152}$ 

#### PWM0 — PWM REGISTER 0

| bit     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| default | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The PWM0 register determines the duty cycle of BLINK0. The outputs are LOW (LED on) when the count is less than the value in PWM0 and HIGH (LED off) when it is greater. If PWM0 is programmed with 00h, then the PWM0 output is always HIGH (LED off).

The duty cycle of BLINK0 is:  $\frac{PWM0}{256}$ 

### **PSC1** — FREQUENCY PRESCALER 1

| bit     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

PSC1 is used to program the period of PWM output.

The period of BLINK1 =  $\frac{(PSC1 + 1)}{152}$ 

## PWM1 — PWM REGISTER 1

| bit     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| default | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The PWM1 register determines the duty cycle of BLINK1. The outputs are LOW (LED on) when the count is less than the value in PWM1 and HIGH (LED off) when it is greater. If PWM1 is programmed with 00h, then the PWM1 output is always HIGH (LED off) .

The duty cycle of BLINK1 is:  $\frac{PWM1}{256}$ 

#### LS0 — LED0-3 SELECTOR

|         | LE | D 3 | LEI | LED 2 |   | LED 1 |   | LED 0 |  |
|---------|----|-----|-----|-------|---|-------|---|-------|--|
| bit     | 7  | 6   | 5   | 4     | 3 | 2     | 1 | 0     |  |
| default | 0  | 0   | 0   | 0     | 0 | 0     | 0 | 0     |  |

### LS1 — LED4-7 SELECTOR

|         | LED 7 |   | LED 6 |   | LED 5 |   | LED 4 |   |
|---------|-------|---|-------|---|-------|---|-------|---|
| bit     | 7     | 6 | 5     | 4 | 3     | 2 | 1     | 0 |
| default | 0     | 0 | 0     | 0 | 0     | 0 | 0     | 0 |

The LSx LED select registers determine the source of the LED data.

- 00 = Output is set Hi-Z (LED off default)
- 01 = Output is set low (LED on)
- 10 = Output blinks at PWM0 rate
- 11 = Output blinks at PWM1 rate

## 8-bit I<sup>2</sup>C LED dimmer

PCA9531

## **POWER-ON RESET**

When power is applied to  $V_{DD}$ , an internal Power On Reset holds the PCA9531 in a reset state until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9531 registers are initialized to their default states, all the outputs in the off state.

## **EXTERNAL RESET**

A reset can be accomplished by holding the RESET pin low for a minimum of  $t_W$ . The PCA9531 registers and  $I^2C$  state machine will be held in their default state until the  $\overline{\mbox{RESET}}$  input is once again high.

This input requires a pull-up resistor to V<sub>DD</sub>.

## CHARACTERISTICS OF THE I2C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 6).




Figure 6. Bit transfer

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 7).

## **System configuration**

A device generating a message is a transmitter: a device receiving is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves (see Figure 8).




Figure 7. Definition of start and stop conditions




Figure 8. System configuration

8-bit I<sup>2</sup>C LED dimmer

PCA9531

## **Acknowledge**

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Figure 9. Acknowledgement on the I<sup>2</sup>C-bus

2003 Nov 10 7

## 8-bit I<sup>2</sup>C LED dimmer

PCA9531

## **Bus transactions**




Figure 10. WRITE to register





Figure 11. READ from register



#### NOTES:

1. This figure assumes the command byte has previously been programmed with 00h.

Figure 12. READ input port register

8

PCA9531

## **APPLICATION DATA**




Figure 13. Typical application

## Minimizing I<sub>DD</sub> when the I/O is used to control LEDs

When the I/Os are used to control LEDs, they are normally connected to  $V_{DD}$  through a resistor as shown in Figure 13. Since the LED acts as a diode, when the LED is off the I/O  $V_{IN}$  is about 1.2 V less than  $V_{DD}$ . The supply current ,  $I_{DD}$ , increases as  $V_{IN}$  becomes lower than  $V_{DD}$  and is specified as  $\Delta I_{DD}$  in the DC characteristics table.

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{DD}$  when the LED is off. Figure 14 shows a high value resistor in parallel with the LED. Figure 15 shows  $V_{DD}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{DD}$  and prevents additional supply current consumption when the LED is off.




Figure 14. High value resistor in parallel with the LED




Figure 15. Device supplied by a lower voltage

Programming example
The following example will show how to set LED0 to LED3 on. It will then set LED4 and LED5 to blink at 1 Hz at a 50% duty cycle. LED6 and LED7 will be set to be dimmed at 25% of their maximum brightness (duty cycle = 25%).

Table 1.

|   | I <sup>2</sup> C-bus |
|---|----------------------|
| Start   | S                    |
| PCA9531 address with A0-A2 = low                    | C0h                  |
| PSC0 subaddress + auto-increment                    | 11h                  |
| Set prescaler PSC0 to achieve a period of 1 second: | 97h                  |
| Blink period = $1 = \frac{PSC0 + 1}{152}$           |                      |
| PSC0 = 151  |                      |
| Set PWM0 duty cycle to 50%:                         | 80h                  |
| $\frac{PWM0}{256} = 0.5$                            |                      |
| PWM0 = 128  |                      |
| Set prescaler PCS1 to dim at max frequency:         | 00h                  |
| Blink period = max                                  |                      |
| PSC1 = 0  |                      |
| Set PWM1 output duty cycle to 25%:                  | 40h                  |
| $\frac{\text{PWM1}}{256} = 0.25$                    |                      |
| PWM1 = 64   |                      |
| Set LED0 to LED3 on                                 | 55h                  |
| Set LED4 and 5 to PWM0, and LED6 or 7 to PWM1       | FAh                  |
| Stop  | Р                    |

## 8-bit I<sup>2</sup>C LED dimmer

PCA9531

## **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134)

| SYMBOL           | PARAMETER                     | CONDITIONS | MIN                   | MAX  | UNIT |
|------------------|-------------------------------|------------|-----------------------|------|------|
| $V_{DD}$         | Supply voltage                |            | -0.5                  | 6.0  | V    |
| V <sub>I/O</sub> | DC voltage on an I/O          |            | V <sub>SS</sub> - 0.5 | 5.5  | V    |
| I <sub>I/O</sub> | DC output current on an I/O   |            | _                     | +25  | mA   |
| I <sub>SS</sub>  | Supply current                |            | _                     | 200  | mA   |
| P <sub>tot</sub> | Total power dissipation       |            | _                     | 400  | mW   |
| T <sub>stg</sub> | Storage temperature range     |            | -65                   | +150 | °C   |
| T <sub>amb</sub> | Operating ambient temperature |            | -40                   | +85  | °C   |

## **HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "Handling MOS devices".

## DC CHARACTERISTICS

 $V_{DD}$  = 2.3 to 5.5 V;  $V_{SS}$  = 0 V;  $V_{amb}$  = -40 to +85 °C; unless otherwise specified. TYP at 3.3 V and 25 °C.

| SYMBOL           | PARAMETER                            | CONDITIONS   | MIN                 | TYP | MAX                 | UNIT |
|------------------|--------------------------------------|--|---------------------|-----|---------------------|------|
| Supplies         |                                      |  |                     |     |                     |      |
| $V_{DD}$         | Supply voltage                       |  | 2.3                 | _   | 5.5                 | V    |
| I <sub>DD</sub>  | Supply current                       | Operating mode; $V_{DD} = 5.5 \text{ V}$ ; $V_{I} = V_{DD} \text{ or } V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$ | _                   | 350 | 500                 | μΑ   |
| I <sub>stb</sub> | Standby current                      | Standby mode; $V_{DD} = 5.5 \text{ V}$ ; $V_{I} = V_{DD} \text{ or } V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$     | _                   | 1.9 | 3.0                 | μΑ   |
| $\Delta I_{DD}$  | Additional standby current           | Standby mode; $V_{DD}$ = 5.5 V; Every LED I/O at $V_{IN}$ = 4.3 V; $f_{SCL}$ = 0 kHz                         | _                   | _   | 800                 | μΑ   |
| $V_{POR}$        | Power-on reset voltage               | No load; $V_I = V_{DD}$ or $V_{SS}$  | _                   | 1.7 | 2.2                 | V    |
| Input SCL;       | input/output SDA                     | •  |                     |     |                     |      |
| $V_{IL}$         | LOW level input voltage              |  | -0.5                | _   | 0.3 V <sub>DD</sub> | V    |
| V <sub>IH</sub>  | HIGH level input voltage             |  | 0.7 V <sub>DD</sub> | _   | 5.5                 | V    |
| I <sub>OL</sub>  | LOW level output current             | $V_{OL} = 0.4V$  | 3                   | 6.5 | _                   | mA   |
| ΙL               | Leakage current                      | $V_I = V_{DD} = V_{SS}$  | -1                  | _   | +1                  | μΑ   |
| C <sub>I</sub>   | Input capacitance                    | $V_I = V_{SS}$   | _                   | 3.7 | 5                   | pF   |
| I/Os             |                                      |  |                     |     |                     |      |
| $V_{IL}$         | LOW level input voltage              |  | -0.5                | _   | 0.8                 | V    |
| $V_{IH}$         | HIGH level input voltage             |  | 2.0                 | _   | 5.5                 | V    |
|                  |                                      | $V_{OL} = 0.4 \text{ V}; V_{DD} = 2.3 \text{ V}; \text{ Note 1}$   | 9                   | _   |                     | mA   |
|                  |                                      | $V_{OL} = 0.4 \text{ V}; V_{DD} = 3.0 \text{ V}; \text{ Note 1}$   | 12                  | -   | _                   | mA   |
| 1                | LOW level output current             | $V_{OL} = 0.4 \text{ V}; V_{DD} = 5.0 \text{ V}; \text{ Note 1}$   | 15                  | -   |                     | mA   |
| I <sub>OL</sub>  | LOW level output current             | $V_{OL} = 0.7 \text{ V}; V_{DD} = 2.3 \text{ V}; \text{ Note 1}$   | 15                  |     |                     | mA   |
|                  |                                      | $V_{OL} = 0.7 \text{ V}; V_{DD} = 3.0 \text{ V}; \text{ Note 1}$   | 20                  |     |                     | mA   |
|                  |                                      | $V_{OL} = 0.7 \text{ V}; V_{DD} = 5.0 \text{ V}; \text{ Note 1}$   | 25                  |     |                     | mA   |
| IL               | Input leakage current                | $V_{DD} = 3.6 \text{ V}; V_{I} = 0 \text{ or } V_{DD}$   | -1                  |     | 1                   | μΑ   |
| C <sub>IO</sub>  | Input/output capacitance             |  |                     | 2.5 | 5                   | pF   |
| Select Inpu      | ts A0, A1, A2 / RESET                |  |                     |     |                     |      |
| $V_{IL}$         | LOW level input voltage              |  | -0.5                | _   | 0.8                 | V    |
| $V_{IH}$         | HIGH level input voltage; A0 / RESET |  | 2.0                 | _   | 5.5                 | V    |
| $V_{IH}$         | HIGH level input voltage; A1 / A2    |  | 2.0                 | _   | $V_{DD} + 0.5$      | V    |
| ILI              | Input leakage current                |  | -1                  | _   | 1                   | μΑ   |
| CI               | Input capacitance                    | $V_I = V_{SS}$   | _                   | 2.3 | 5                   | pF   |

2003 Nov 10

Downloaded from Elcodis.com electronic components distributor

<sup>1.</sup> Each I/O must be externally limited to a maximum of 25 mA and the device must be limited to a maximum current of 100 mA.

## 8-bit I<sup>2</sup>C LED dimmer

PCA9531

## **AC SPECIFICATIONS**

| SYMBOL                  | PARAMETER  |     | D MODE I <sup>2</sup> C<br>US | FAST MO<br>I <sup>2</sup> C BU       | UNITS |     |
|-------------------------|--|-----|-------------------------------|--------------------------------------|-------|-----|
|                         |  | MIN | MAX                           | MIN                                  | MAX   | 1   |
| f <sub>SCL</sub>        | Operating frequency  | 0   | 100                           | 0                                    | 400   | kHz |
| t <sub>BUF</sub>        | Bus free time between STOP and START conditions                    | 4.7 | _                             | 1.3                                  | _     | μs  |
| t <sub>HD;STA</sub>     | Hold time after (repeated) START condition                         | 4.0 | _                             | 0.6                                  | _     | μs  |
| t <sub>SU;STA</sub>     | Repeated START condition setup time                                | 4.7 | _                             | 0.6                                  | _     | μs  |
| t <sub>SU;STO</sub>     | Setup time for STOP condition                                      | 4.0 | _                             | 0.6                                  | _     | μs  |
| t <sub>HD;DAT</sub>     | Data in hold time  | 0   | _                             | 0                                    | _     | ns  |
| t <sub>VD;ACK</sub>     | Valid time for ACK condition <sup>2</sup>                          | _   | 600                           | _                                    | 600   | ns  |
| t <sub>VD;DAT</sub> (L) | Data out valid time <sup>3</sup>                                   | _   | 600                           | _                                    | 600   | ns  |
| t <sub>VD;DAT</sub> (H) | Data out valid time <sup>3</sup>                                   | _   | 1500                          | _                                    | 600   | ns  |
| t <sub>SU;DAT</sub>     | t <sub>SU;DAT</sub> Data setup time                                |     | _                             | 100                                  | _     | ns  |
| t <sub>LOW</sub>        | Clock LOW period   | 4.7 | _                             | 1.3 —                                |       | μs  |
| t <sub>HIGH</sub>       | Clock HIGH period  | 4.0 | _                             | 0.6                                  | _     | μs  |
| t <sub>F</sub>          | Clock/Data fall time   | _   | 300                           | 20 + 0.1 C <sub>b</sub> <sup>1</sup> | 300   | ns  |
| t <sub>R</sub>          | Clock/Data rise time   | _   | 1000                          | 20 + 0.1 C <sub>b</sub> <sup>1</sup> | 300   | ns  |
| t <sub>SP</sub>         | Pulse width of spikes that must be suppressed by the input filters | _   | 50                            | _                                    | 50    | ns  |
| Port Timing             | •  | •   | •                             | •                                    |       | •   |
| t <sub>PV</sub>         | Output data valid  | _   | 200                           | _                                    | 200   | ns  |
| t <sub>PS</sub>         | Input data setup time  | 100 | _                             | 100                                  | _     | ns  |
| t <sub>PH</sub>         | Input data hold time   | 1   | _                             | 1                                    | _     | μs  |
| Reset                   | •  | •   | •                             | •                                    |       | •   |
| t <sub>W</sub>          | t <sub>W</sub> Reset pulse width                                   |     | _                             | 6                                    | _     | ns  |
| t <sub>REC</sub>        | Reset recovery time  | 0   | _                             | 0                                    | _     | ns  |
| t <sub>RESET</sub> 4,5  | Time to reset  | 400 | _                             | 400                                  | _     | ns  |

- C<sub>b</sub> = total capacitance of one bus line in pF.
   t<sub>VD;ACK</sub> = time for Acknowledgement signal from SCL low to SDA (out) low.
   t<sub>VD;DAT</sub> = minimum time for SDA data out to be valid following SCL low.
   Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.
   Upon reset, the full delay will be the sum of t<sub>RESET</sub> and the RC time constant of the SDA bus.




Figure 16. Typical frequency variation over process at  $V_{DD}$  = 2.3 V to 3.0 V




Figure 17. Typical frequency variation over process at  $V_{DD}$  = 3.0 V to 5.5 V




Figure 18. Definition of RESET timing




Figure 19. Definition of timing

PCA9531




Figure 20.  $I^2C$ -bus timing diagram; rise and fall times refer to  $V_{IL}$  and  $V_{IH}$ 





Figure 21. Test circuitry for switching times

15

PCA9531

## SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT   | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | Ьp           | С                | D <sup>(1)</sup> | E <sup>(1)</sup> | е    | HE             | L     | Lp             | Q              | v    | w    | у     | Z <sup>(1)</sup> | θ  |
|--------|-----------|----------------|----------------|----------------|--------------|------------------|------------------|------------------|------|----------------|-------|----------------|----------------|------|------|-------|------------------|----|
| mm     | 1.75      | 0.25<br>0.10   | 1.45<br>1.25   | 0.25           | 0.49<br>0.36 | 0.25<br>0.19     | 10.0<br>9.8      | 4.0<br>3.8       | 1.27 | 6.2<br>5.8     | 1.05  | 1.0<br>0.4     | 0.7<br>0.6     | 0.25 | 0.25 | 0.1   | 0.7<br>0.3       | 8° |
| inches | 0.069     | 0.010<br>0.004 | 0.057<br>0.049 | 0.01           |              | 0.0100<br>0.0075 |                  | 0.16<br>0.15     | 0.05 | 0.244<br>0.228 | 0.041 | 0.039<br>0.016 | 0.028<br>0.020 | 0.01 | 0.01 | 0.004 | 0.028<br>0.012   | 0° |

#### Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


| OUTLINE  |        | REFER  | EUROPEAN | ISSUE DATE |            |                                 |  |
|----------|--------|--------|----------|------------|------------|---------------------------------|--|
| VERSION  | IEC    | JEDEC  | JEITA    |            | PROJECTION | ISSUE DATE                      |  |
| SOT109-1 | 076E07 | MS-012 |          |            |            | <del>99-12-27</del><br>03-02-19 |  |


PCA9531


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1











## DIMENSIONS (mm are the original dimensions)

| UN | IT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | А3   | bp           | С          | D <sup>(1)</sup> | E (2)      | е    | HE         | L | Lp           | Q          | v   | w    | у   | Z <sup>(1)</sup> | θ        |
|----|----|-----------|----------------|----------------|------|--------------|------------|------------------|------------|------|------------|---|--------------|------------|-----|------|-----|------------------|----------|
| m  | m  | 1.1       | 0.15<br>0.05   | 0.95<br>0.80   | 0.25 | 0.30<br>0.19 | 0.2<br>0.1 | 5.1<br>4.9       | 4.5<br>4.3 | 0.65 | 6.6<br>6.2 | 1 | 0.75<br>0.50 | 0.4<br>0.3 | 0.2 | 0.13 | 0.1 | 0.40<br>0.06     | 8°<br>0° |

#### Notes


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE  |     | REFER  | EUROPEAN | ISSUE DATE |            |                                  |  |
|----------|-----|--------|----------|------------|------------|----------------------------------|--|
| VERSION  | IEC | JEDEC  | JEITA    |            | PROJECTION | BSUEDATE                         |  |
| SOT403-1 |     | MO-153 |          |            |            | <del>-99-12-27</del><br>03-02-18 |  |

PCA9531

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body  $4 \times 4 \times 0.85$  mm

SOT629-1



### Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

| OUTLINE  |     | REFER  | EUROPEAN | ISSUE DATE |            |                                   |  |
|----------|-----|--------|----------|------------|------------|-----------------------------------|--|
| VERSION  | IEC | JEDEC  | JEITA    |            | PROJECTION | ISSUE DATE                        |  |
| SOT629-1 |     | MO-220 |          |            |            | <del>-01-08-08-</del><br>02-10-22 |  |

## 8-bit I<sup>2</sup>C LED dimmer

PCA9531

## **REVISION HISTORY**

| Rev | Date     | Description  |
|-----|----------|--|
| _1  | 20031110 | Product data (9397 750 12292); ECN 853-2407 30411 dated 06 September 2003. Initial version |

2003 Nov 10 19

## 8-bit I<sup>2</sup>C LED dimmer

PCA9531



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I2C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

## **Data sheet status**

| Level | Data sheet status <sup>[1]</sup> | Product<br>status <sup>[2]</sup> [3] | Definitions  |
|-------|----------------------------------|--------------------------------------|--|
| I     | Objective data                   | Development                          | This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.   |
| II    | Preliminary data                 | Qualification                        | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.             |
| III   | Product data                     | Production                           | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

- The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

For additional information please visit

http://www.semiconductors.philips.com.

Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 11-03

Document order number: 9397 750 12292

Let's make things better.

**Philips Semiconductors** 



