## PCA9510A

## Hot swappable $I^{2} \mathrm{C}$-bus and SMBus bus buffer

Rev. 01 - 8 September 2005
Product data sheet

## 1. General description

The PCA9510A is a hot swappable $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus buffer that allows I/O card insertion into a live backplane without corrupting the data and clock buses. Control circuitry prevents the backplane from being connected to the card until a stop command or bus idle occurs on the backplane without bus contention on the card. When the connection is made, the PCA9510A provides bidirectional buffering, keeping the backplane and card capacitances isolated.

The PCA9510A has no rise time accelerator circuitry to prevent interference when there are multiple devices in the same system. The PCA9510A incorporates a digital ENABLE input pin, which enables the device when asserted HIGH and forces the device into a Low current mode when asserted LOW, and an open-drain READY output pin, which indicates that the backplane and card sides are connected together (HIGH) or not (LOW).

During insertion, the PCA9510A SDAIN and SCLIN pins (inputs only) are precharged to 1 V to minimize the current required to charge the parasitic capacitance of the chip.

Remark: The dynamic offset design of the PCA9510A/11A/12A/13A/14A I/O drivers allow them to be connected to another PCA9510A/11A/12A/13A/14A device in series or in parallel and to the A side of the PCA9517. The PCA9510A/11A/12A/13A/14A cannot connect to the static offset I/Os used on the PCA9515/15A/16/16A/18 or PCA9517 B side or P82B96 Sx/y side.

## 2. Features

- Bidirectional buffer for SDA and SCL lines increases fanout and prevents SDA and SCL corruption during live board insertion and removal from multi-point backplane systems
- Compatible with $\mathrm{I}^{2} \mathrm{C}$-bus Standard mode, $\mathrm{I}^{2} \mathrm{C}$-bus Fast mode, and SMBus standards
- Active HIGH ENABLE input
- Active HIGH READY open-drain output
- High-impedance SDAn and SCLn pins for $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
- 1 V precharge on SDAIN and SCLIN inputs
- Supports clock stretching and multiple master arbitration and synchronization

■ Operating power supply voltage range: 2.7 V to 5.5 V
■ $1 / \mathrm{Os}$ are not 5.5 V tolerant

- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO8, TSSOP8 (MSOP8)


## Hot swappable $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus bus buffer

## 3. Applications

cPCI, VME, AdvancedTCA cards and other multi-point backplane cards that are required to be inserted or removed from an operating system

## 4. Feature selection

Table 1: Feature selection chart

| Feature | PCA9510A | PCA9511A | PCA9512A | PCA9513A | PCA9514A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Idle detect | yes | yes | yes | yes | yes |
| High-impedance SDA, SCL pins for $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | yes | yes | yes | yes | yes |
| Rise time accelerator circuitry on SDAn and SCLn pins | - | yes | yes | yes | yes |
| Rise time accelerator circuitry hardware disable pin for lightly loaded systems | - | - | yes | - | - |
| Rise time accelerator threshold 0.8 V versus 0.6 V improves noise margin | - | - | - | yes | yes |
| Ready open-drain output | yes | yes | - | yes | yes |
| Two $\mathrm{V}_{\mathrm{CC}}$ pins to support 5 V to 3.3 V level translation with improved noise margins | - | - | yes | - | - |
| 1 V precharge on all SDAn and SCLn pins | in only | yes | yes | - | - |
| $92 \mu \mathrm{~A}$ current source on SCLIN and SDAIN for PICMG applications | - | - | - | yes | - |

## 5. Ordering information

Table 2: Ordering information
$T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Type number | Topside <br> mark | Package |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |  |
| PCA9510AD | PA9510A | SO8 | plastic small outline package; 8 leads; body width 3.9 mm | SOT96-1 |
| PCA9510ADP | $9510 A$ | TSSOP8 $[1]$ | plastic thin shrink small outline package; 8 leads; body width 3 mm | SOT505-1 |

[1] Also known as MSOP8.
Standard packing quantities and other packaging data are available at www.standardics.philips.com/packaging/.
6. Block diagram


Fig 1. Block diagram of PCA9510A

## 7. Pinning information

### 7.1 Pinning



Fig 2. Pin configuration for SO


Fig 3. Pin configuration for TSSOP8

### 7.2 Pin description

Table 3: Pin description
$\left.\begin{array}{lll}\hline \text { Symbol } & \text { Pin } & \begin{array}{l}\text { Description } \\ \text { ENABLE }\end{array} \\ \hline\end{array} \begin{array}{l}\text { Chip enable. Grounding this input puts the part in a Low current }(<1 \mu \mathrm{~A}) \\ \text { mode. It also disables the rise time accelerators, isolates SDAIN from } \\ \text { SDAOUT and isolates SCLIN from SCLOUT. }\end{array}\right]$

## 8. Functional description

Refer to Figure 1 "Block diagram of PCA9510A".

### 8.1 Start-up

An undervoltage and initialization circuit holds the parts in a disconnected state which presents high-impedance to all SDAn and SCLn pins during power-up. A LOW on the ENABLE pin also forces the parts into the low current disconnected state when the I Icc is essentially zero. As the power supply is brought up and the ENABLE is HIGH or the part is powered and the ENABLE is taken from LOW to HIGH, it enters an initialization state where the internal references are stabilized and the precharge circuit is enabled. At the end of the initialization state the 'Stop Bit And Bus Idle' detect circuit is enabled. With the ENABLE pin HIGH long enough to complete the initialization state ( $t_{\text {en }}$ ) and remaining HIGH when all the SDAn and SCLn pins have been HIGH for the bus idle time or when all pins are HIGH and a STOP condition is seen on the SDAIN and SCLIN pins, SDAIN is connected to SDAOUT and SCLIN is connected to SCLOUT. The 1 V precharge circuitry
is activated during the initialization and is deactivated when the connection is made. The precharge circuitry pulls up the SDAIN and SCLIN input pins to 1 V through individual $100 \mathrm{k} \Omega$ nominal resistors. This precharges the pins to 1 V to minimize the worst case disturbances that result from inserting a card into the backplane where the backplane and the card are at opposite logic levels.

### 8.2 Connect circuitry

Once the connection circuitry is activated, the behavior of SDAIN and SDAOUT as well as SCLIN and SCLOUT become identical with each acting as a bidirectional buffer that isolates the input capacitance from the output bus capacitance while communicating the logic levels. A LOW forced on either SDAIN or SDAOUT will cause the other pin to be driven to a LOW by the part. The same is also true for the SCLn pins. Noise between $0.7 \mathrm{~V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CC}}$ is generally ignored because a falling edge is only recognized when it falls below $0.7 \mathrm{~V}_{\mathrm{CC}}$ with a slew rate of at least $1.25 \mathrm{~V} / \mu \mathrm{s}$. When a falling edge is seen on one pin, the other pin in the pair turns on a pull-down driver that is referenced to a small voltage above the falling pin. The driver will pull the pin down at a slew rate determined by the driver and the load initially, because it does not start until the first falling pin is below $0.7 \mathrm{~V}_{\mathrm{Cc}}$. The first falling pin may have a fast or slow slew rate, if it is faster than the pull-down slew rate then the initial pull-down rate will continue. If the first falling pin has a slow slew rate then the second pin will be pulled down at its initial slew rate only until it is just above the first pin voltage then they will both continue down at the slew rate of the first.

Once both sides are LOW they will remain LOW until all the external drivers have stopped driving LOWs. If both sides are being driven LOW to the same value for instance, 10 mV by external drivers, which is the case for clock stretching and is typically the case for acknowledge, and one side external driver stops driving that pin will rise until the internal driver pulls it down to the offset voltage. When the last external driver stops driving a LOW, that pin will rise up and settle out just above the other pin as both rise together with a slew rate determined by the internal slew rate control and the RC time constant. As long as the slew rate is at least $1.25 \mathrm{~V} / \mu \mathrm{s}$, when the pin voltage exceeds 0.6 V for the PCA9510A, the pull-down driver is turned off.

### 8.3 Maximum number of devices in series

Each buffer adds about 0.1 V dynamic level offset at $25^{\circ} \mathrm{C}$ with the offset larger at higher temperatures. Maximum offset $\left(\mathrm{V}_{\text {offset }}\right)$ is 0.150 V with a $10 \mathrm{k} \Omega$ pull-up resistor. The LOW level at the signal origination end (master) is dependent upon the load and the only specification point is the $\mathrm{I}^{2} \mathrm{C}$-bus specification of 3 mA will produce $\mathrm{V}_{\mathrm{OL}}<0.4 \mathrm{~V}$, although if lightly loaded the $\mathrm{V}_{\mathrm{OL}}$ may be $\sim 0.1 \mathrm{~V}$. Assuming $\mathrm{V}_{\mathrm{OL}}=0.1 \mathrm{~V}$ and $\mathrm{V}_{\text {offset }}=0.1 \mathrm{~V}$, the level after four buffers would be 0.5 V , which is only about 0.1 V below the threshold of the rising edge accelerator (about 0.6 V ). With great care a system with four buffers may work, but as the $\mathrm{V}_{\mathrm{OL}}$ moves up from 0.1 V , noise or bounces on the line will result in firing the rising edge accelerator thus introducing false clock edges. Generally it is recommended to limit the number of buffers in series to two, and to keep the load light to minimize the offset.

The PCA9510A (rise time accelerator is permanently disabled) and the PCA9512A (rise time accelerator can be turned off) are a little different with the rise time accelerator turned off because the rise time accelerator will not pull the node up, but the same logic that turns
on the accelerator turns the pull-down off. If the $\mathrm{V}_{\text {IL }}$ is above $\sim 0.6 \mathrm{~V}$ and a rising edge is detected, the pull-down will turn off and will not turn back on until a falling edge is detected.


Fig 4. System with 3 buffers connected to common node
Consider a system with three buffers connected to a common node and communication between the Master and Slave B that are connected at either end of buffer A and buffer B in series as shown in Figure 4. Consider if the $\mathrm{V}_{\mathrm{OL}}$ at the input of buffer A is 0.3 V and the $\mathrm{V}_{\mathrm{OL}}$ of Slave B (when acknowledging) is 0.4 V with the direction changing from Master to Slave B and then from Slave B to Master. Before the direction change you would observe $\mathrm{V}_{\mathrm{IL}}$ at the input of buffer A of 0.3 V and its output, the common node, is $\sim 0.4 \mathrm{~V}$. The output of buffer $B$ and buffer $C$ would be $\sim 0.5 \mathrm{~V}$, but Slave $B$ is driving 0.4 V , so the voltage at Slave $B$ is 0.4 V . The output of buffer C is $\sim 0.5 \mathrm{~V}$. When the Master pull-down turns off, the input of buffer A rises and so does its output, the common node, because it is the only part driving the node. The common node will rise to 0.5 V before buffer B's output turns on, if the pull-up is strong the node may bounce. If the bounce goes above the threshold for the rising edge accelerator $\sim 0.6 \mathrm{~V}$ the accelerators on both buffer A and buffer C will fire contending with the output of buffer B. The node on the input of buffer A will go HIGH as will the input node of buffer C . After the common node voltage is stable for a while the rising edge accelerators will turn off and the common node will return to $\sim 0.5 \mathrm{~V}$ because the buffer $B$ is still on. The voltage at both the Master and Slave $C$ nodes would then fall to $\sim 0.6 \mathrm{~V}$ until Slave B turned off. This would not cause a failure on the data line as long as the return to 0.5 V on the common node $(\sim 0.6 \mathrm{~V}$ at the Master and Slave C) occurred before the data setup time. If this were the SCL line, the parts on buffer $A$ and buffer $C$ would see a false clock rather than a stretched clock, which would cause a system error.

### 8.4 Propagation delays

The delay for a rising edge is determined by the combined pull-up current from the bus resistors and the rise time accelerator current source and the effective capacitance on the lines. If the pull-up currents are the same, any difference in rise time is directly proportional to the difference in capacitance between the two sides. The tpLH may be negative if the output capacitance is less than the input capacitance and would be positive if the output capacitance is larger than the input capacitance, when the currents are the same.

The $t_{\text {PHL }}$ can never be negative because the output does not start to fall until the input is below $0.7 \mathrm{~V}_{\mathrm{CC}}$, and the output turn on has a non-zero delay, and the output has a limited maximum slew rate, and even if the input slew rate is slow enough that the output catches up it will still lag the falling voltage of the input by the offset voltage. The maximum trHL occurs when the input is driven LOW with zero delay and the output is still limited by its
turn-on delay and the falling edge slew rate. The output falling edge slew rate is a function of the internal maximum slew rate which is a function of temperature, $\mathrm{V}_{\mathrm{CC}}$ and process, as well as the load current and the load capacitance.

### 8.5 READY digital output

This pin provides a digital flag which is LOW when either ENABLE is LOW or the start-up sequence described earlier in this section has not been completed. READY goes HIGH when ENABLE is HIGH and start-up is complete. The pin is driven by an open-drain pull-down capable of sinking 3 mA while holding 0.4 V on the pin. Connect a resistor of $10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ to provide the pull-up.

### 8.6 ENABLE Iow current disable

Grounding the ENABLE pin disconnects the backplane side from the card side, disables the rise-time accelerators, drives READY LOW, disables the bus precharge circuitry, and puts the part in a low current state. When the pin voltage is driven all the way to $\mathrm{V}_{\mathrm{Cc}}$, the part waits for data transactions on both the backplane and card sides to be complete before reconnecting the two sides.

### 8.7 Resistor pull-up value selection

The system pull-up resistors must be strong enough to provide a positive slew rate of $1.25 \mathrm{~V} / \mu \mathrm{s}$ on the SDAn and SCLn pins, in order to activate the boost pull-up currents during rising edges. Choose maximum resistor value using the formula:
$R_{P U} \leq 800 \times 10^{3}\left(\frac{V_{C C(\text { min })}-0.6}{C}\right)$
where $R_{P U}$ is the pull-up resistor value in $\Omega, \mathrm{V}_{\mathrm{CC}(\text { min })}$ is the minimum $\mathrm{V}_{\mathrm{CC}}$ voltage in volts, and $C$ is the equivalent bus capacitance in picofarads.

In addition, regardless of the bus capacitance, always choose $R_{P U} \leq 16 \mathrm{k} \Omega$ for $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ maximum, $\mathrm{R}_{\mathrm{PU}} \leq 24 \mathrm{k} \Omega$ for $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ maximum. The start-up circuitry requires logic HIGH voltages on SDAOUT and SCLOUT to connect the backplane to the card, and these pull-up values are needed to overcome the precharge voltage. See the curves in Figure 5 and Figure 6 for guidance in resistor pull-up selection.


Fig 5. Bus requirements for 3.3 V systems


Fig 6. Bus requirements for 5 V systems

### 8.8 Hot swapping and capacitance buffering application

Figure 7 through Figure 10 illustrate the usage of the PCA9510A in applications that take advantage of both its hot swapping and capacitance buffering features. In all of these applications, note that if the I/O cards were plugged directly into the backplane, all of the backplane and card capacitances would add directly together, making rise time and fall time requirements difficult to meet. Placing a bus buffer on the edge of each card, however, isolates the card capacitance from the backplane. For a given I/O card, the PCA9510A drives the capacitance of everything on the card and the backplane must drive only the capacitance of the bus buffer, which is less than 10 pF , the connector, trace, and all additional cards on the backplane.

See Application Note AN10160, 'Hot Swap Bus Buffer' for more information on applications and technical assistance.


Remark: The PCA9510A can be used in any combination depending on the number of rise time accelerators that are needed by the system. Normally only one PCA9510A would be required per bus.
Fig 7. Hot swapping multiple I/O cards into a backplane using the PCA9510A in a cPCI, VME, and AdvancedTCA system


Fig 8. Hot swapping multiple I/O cards into a backplane using the PCA9510A in a PCI system


Remark: See Application Note AN255, 'I2C repeaters, hubs, and expanders' for more information on other devices better optimized for long distance transmission of the $\mathrm{I}^{2} \mathrm{C}$-bus or SMBus.

Fig 9. Repeater and bus extender application using the PCA9510A

$V_{C C}>V_{C C \_L O W}$
$R_{\text {drop }}$ is the line loss of $V_{C C}$ in the backplane.
Fig 10. System with disparate $\mathrm{V}_{\mathrm{Cc}}$ voltages

## 9. Application design-in information



Fig 11. Typical application

## 10. Limiting values

Table 4: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage |  | $\underline{[1]}-0.5$ | +7 | V |
| $\mathrm{~V}_{\mathrm{n}}$ | voltage on any other pin | $\underline{[1]}-0.5$ | +7 | V |  |
| $\mathrm{~T}_{\text {oper }}$ | operating temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{sp}}$ | solder point temperature | 10 s maximum | - | 300 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}(\max )}$ | maximum junction temperature |  | - | 125 | ${ }^{\circ} \mathrm{C}$ |

[1] Voltages with respect to pin GND.

## 11. Characteristics

Table 5: Characteristics
$V_{C C}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | supply voltage |  | [1] 2.7 | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SDAIN}}=\mathrm{V}_{\mathrm{SCLIN}}=0 \mathrm{~V} \end{aligned}$ | [1] - | 3.5 | 6 | mA |
| $1 \mathrm{lCC}(\mathrm{sd})$ | Shut-down mode supply current | $\mathrm{V}_{\text {Enable }}=0 \mathrm{~V}$; all other pins at $V_{C C}$ or GND | - | 16 | - | $\mu \mathrm{A}$ |
| Start-up circuitry |  |  |  |  |  |  |
| $\mathrm{V}_{\text {pch }}$ | precharge voltage | SDA, SCL floating; input only | [1] 0.8 | 1.1 | 1.2 | V |
| $\mathrm{V}_{\text {IH(ENABLE) }}$ | HIGH-state input voltage on pin ENABLE |  | - | $0.5 \times \mathrm{V}_{\mathrm{CC}}$ | $0.7 \times \mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {IL(ENABLE) }}$ | LOW-state input voltage on pin ENABLE |  | $0.3 \times \mathrm{V}_{\mathrm{CC}}$ | $0.5 \times \mathrm{V}_{\text {CC }}$ | - | V |
| $\mathrm{I}_{\text {(ENABLE) }}$ | input current on pin ENABLE | $\mathrm{V}_{\text {ENABLE }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {en }}$ | enable time |  | [2] - | 110 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {idle (READY) }}$ | bus idle time to READY active |  | [1] 50 | 105 | 200 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {dis(EN-RDY) }}$ | disable time (ENABLE to READY) |  | - | 30 | - | ns |
| $\mathrm{t}_{\text {stp (READY) }}$ | SDAIN to READY delay after STOP |  | [3] - | 1.2 | - | $\mu \mathrm{s}$ |
| $t_{\text {READY }}$ | SCLOUT/SDAOUT to READY delay |  | [3] - | 0.8 | - | $\mu \mathrm{S}$ |
| lıZ(READY) | off-state leakage current on pin READY | $\mathrm{V}_{\text {ENABLE }}=\mathrm{V}_{\text {CC }}$ | - | $\pm 0.3$ | - | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i} \text { (ENABLE) }}$ | input capacitance on pin ENABLE | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | [4] - | 1.9 | 4.0 | pF |
| $\mathrm{C}_{\text {o(READY) }}$ | output capacitance on pin READY | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | [4] - | 2.5 | 4.0 | pF |
| $\mathrm{V}_{\text {OL( } \text { READY })}$ | LOW-state output voltage on pin READY | $\mathrm{I}_{\mathrm{pu}}=3 \mathrm{~mA} ; \mathrm{V}_{\text {ENABLE }}=\mathrm{V}_{\mathrm{CC}}$ | [1] | - | 0.4 | V |

Table 5: Characteristics ...continued
$V_{C C}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input-output connection |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {offset }}$ | offset voltage | $10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ on SDA, SCL; $V_{C C}=3.3 \mathrm{~V}$ | $\begin{array}{r} {[1][5]} \\ \underline{[7]} \end{array}$ | 0 | 110 | 175 | mV |
| $\mathrm{t}_{\text {PLH }}$ | LOW-to-HIGH propagation delay (SCLn to SCLn and SDAn to SDAn) | $\begin{aligned} & 10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{Cc}} ; \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \text { each side } \end{aligned}$ |  | - | 35 | - | ns |
| $\mathrm{t}_{\text {PHL }}$ | HIGH-to-LOW propagation delay (SCLn to SCLn and SDAn to SDAn) | $\begin{aligned} & 10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{Cc}} ; \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \text { each side } \end{aligned}$ |  | - | 80 | - | ns |
| $\mathrm{C}_{\mathrm{i}(\mathrm{SCL} / \text { SDA })}$ | SCL and SDA input capacitance |  | [4] | - | 5 | 7 | pF |
| $\mathrm{V}_{\text {OL }}$ | LOW-state output voltage | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$; SDAn, SCLn pins; $\mathrm{I}_{\text {sink }}=3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | [1] | 0 | 0.3 | 0.4 | V |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current | SDAn, SCLn pins; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | -1 | - | +1 | $\mu \mathrm{A}$ |
| System characteristics |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | [4] | 0 | - | 400 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between STOP condition and START condition |  | [4] | 1.3 | - | - | $\mu \mathrm{s}$ |
| $t_{\text {HD } ; S T A}$ | START condition hold time |  | [4] | 0.6 | - | - | $\mu \mathrm{S}$ |
| $t_{\text {SU;STA }}$ | START condition set-up time |  | [4] | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STO | STOP condition set-up time |  | [4] | 0.6 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HD } ; \text { DAT }}$ | data hold time |  | [4] | 300 | - | - | ns |
| $\mathrm{t}_{\text {SU; DAT }}$ | data set-up time |  | [4] | 100 | - | - | ns |
| tow | SCL LOW time |  | [4] | 1.3 | - | - | $\mu \mathrm{S}$ |
| $t_{\text {HIGH }}$ | SCL HIGH time |  | [4] | 0.6 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time SDA and SCL |  | [4] [6] | $20+0.1 \times \mathrm{C}_{\mathrm{b}}$ | - | 300 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | rise time SDA and SCL |  | [4] [6] | $20+0.1 \times C_{b}$ | - | 300 | ns |

[1] This specification applies over the full operating temperature range.
[2] The enable time can slow considerably for some parts when temperature is $<-20^{\circ} \mathrm{C}$.
[3] Delays that can occur after ENABLE and/or idle times have passed.
[4] Guaranteed by design, not production tested.
[5] The connection circuitry always regulates its output to a higher voltage than its input. The magnitude of this offset voltage as a function of the pull-up resistor and $\mathrm{V}_{\mathrm{CC}}$ voltage is shown in Section 11.1 "Typical performance characteristics".
[6] $C_{b}=$ total capacitance of one bus line in pF .
[7] Force $\mathrm{V}_{\text {SDAIN }}=\mathrm{V}_{\text {SCLIN }}=0.1 \mathrm{~V}$, tie SDAOUT and SCLOUT through $10 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$ and measure the SDAOUT and SCLOUT output.

### 11.1 Typical performance characteristics




Fig 14. Connection circuitry $\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{\mathrm{I}}$

### 11.2 Timing diagrams



Fig 15. Timing for $\mathrm{t}_{\mathrm{en}}, \mathrm{t}_{\text {idle(READY) }}$, and $\mathrm{t}_{\text {dis }}$

$\mathrm{t}_{\text {stp(READY) }}$ is only applicable after the ten delay
Fig 16. $\mathrm{t}_{\mathrm{stp} \text { (READY) }}$ that can occur after $\mathrm{t}_{\text {en }}$


## 12. Test information


$R_{L}=$ load resistor
$C_{L}=$ load capacitance includes jig and probe capacitance
$R_{T}=$ termination resistance should be equal to the output impedance $Z_{o}$ of the pulse generator
Fig 18. Test circuitry for switching times

## 13. Package outline

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(2)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $\mathrm{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | $\begin{aligned} & 0.25 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & \hline 0.25 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.8 \end{aligned}$ | 1.27 | $\begin{aligned} & 6.2 \\ & 5.8 \end{aligned}$ | 1.05 | $\begin{aligned} & 1.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 0.6 \end{aligned}$ | 0.25 | 0.25 | 0.1 | 0.7 0.3 | $\begin{aligned} & 8^{\circ} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.069 | $\begin{aligned} & 0.010 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.057 \\ & 0.049 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\left.\begin{array}{\|c\|} 0.0100 \\ 0.0075 \end{array} \right\rvert\,$ | $\begin{aligned} & 0.20 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 0.16 \\ & 0.15 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.244 \\ & 0.228 \end{aligned}$ | 0.041 | $\begin{aligned} & 0.039 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.028 \\ & 0.024 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.028 \\ & 0.012 \end{aligned}$ |  |

Notes

1. Plastic or metal protrusions of 0.15 mm ( 0.006 inch ) maximum per side are not included.
2. Plastic or metal protrusions of $0.25 \mathrm{~mm}(0.01 \mathrm{inch})$ maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| SOT96-1 | $076 E 03$ | MS-012 |  |  | $03-02-18$ |  |

Fig 19. Package outline SOT96-1 (SO8)
PCA9510A_1
DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $b_{p}$ | C | $D^{(1)}$ | $E^{(2)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | v | w | y | $\mathbf{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.1 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 0.80 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.45 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 0.28 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 2.9 \end{aligned}$ | 0.65 | $\begin{aligned} & 5.1 \\ & 4.7 \end{aligned}$ | 0.94 | $\begin{aligned} & 0.7 \\ & 0.4 \end{aligned}$ | 0.1 | 0.1 | 0.1 | $\begin{aligned} & 0.70 \\ & 0.35 \end{aligned}$ | $\begin{aligned} & 6^{\circ} \\ & 0^{\circ} \end{aligned}$ |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT505-1 |  |  |  |  | $\begin{aligned} & \hline-99-04-09 \\ & 03-02-18 \end{aligned}$ |

Fig 20. Package outline SOT505-1 (TSSOP8)
PCA9510A_1

### 14.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 14.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from $215^{\circ} \mathrm{C}$ to $270^{\circ} \mathrm{C}$ depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below $225^{\circ} \mathrm{C}$ (SnPb process) or below $245^{\circ} \mathrm{C}$ (Pb-free process)
- for all BGA, HTSSON..T and SSOP..T packages
- for packages with a thickness $\geq 2.5 \mathrm{~mm}$
- for packages with a thickness $<2.5 \mathrm{~mm}$ and a volume $\geq 350 \mathrm{~mm}^{3}$ so called thick/large packages.
- below $240^{\circ} \mathrm{C}$ (SnPb process) or below $260^{\circ} \mathrm{C}$ (Pb-free process) for packages with a thickness $<2.5 \mathrm{~mm}$ and a volume $<350 \mathrm{~mm}^{3}$ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

### 14.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;


## Hot swappable $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus bus buffer

- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at $250^{\circ} \mathrm{C}$ or $265^{\circ} \mathrm{C}$, depending on solder material applied, SnPb or Pb -free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 14.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between $270^{\circ} \mathrm{C}$ and $320^{\circ} \mathrm{C}$.

### 14.5 Package related soldering information

Table 6: Suitability of surface mount IC packages for wave and reflow soldering methods

| Package [1] | Soldering method |  |
| :---: | :---: | :---: |
|  | Wave | Reflow [2] |
| BGA, HTSSON..T [3], LBGA, LFBGA, SQFP, SSOP..T [3], TFBGA, VFBGA, XSON | not suitable | suitable |
| DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS | not suitable [4] | suitable |
| PLCC [5], SO, SOJ | suitable | suitable |
| LQFP, QFP, TQFP | not recommended [5] [6] | suitable |
| SSOP, TSSOP, VSO, VSSOP | not recommended [7] | suitable |
| CWQCCN..L [8], PMFP [9], WQCCN..L[8] | not suitable | not suitable |

[1] For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.
[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
[3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding $217^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$ measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

## Hot swappable $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus bus buffer

[4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
[5] If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners
[6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
[7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .
[8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
[9] Hot bar soldering or manual soldering is suitable for PMFP packages.

## 15. Abbreviations

Table 7: Abbreviations

| Acronym | Description |
| :--- | :--- |
| AdvancedTCA | Advanced Telecommunications Computing Architecture |
| CDM | Charged Device Model |
| cPCI | compact Peripheral Component Interface |
| ESD | Electrostatic Discharge |
| HBM | Human Body Model |
| I $^{2}$ C-bus | Inter IC bus |
| MM | Machine Model |
| PCI | Peripheral Component Interface |
| PICMG | PCI Industrial Computer Manufacturers Group |
| SMBus | System Management Bus |
| VME | VERSAModule Eurocard |

## 16. Revision history

Table 8: Revision history

| Document ID | Release date | Data sheet status | Change notice | Doc. number | Supersedes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PCA9510A_1 | 20050908 | Product data sheet | - | - | - |

## Hot swappable ${ }^{2} \mathrm{C}$-bus and SMBus bus buffer

## 17. Data sheet status

| Level | Data sheet status $\underline{[1]}$ | Product status $\underline{[2]} \underline{[3]}$ | Definition |
| :--- | :--- | :--- | :--- |
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. Philips <br> Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published <br> at a later date. Philips Semiconductors reserves the right to change the specification without notice, in <br> order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the <br> right to make changes at any time in order to improve the design, manufacturing and supply. Relevant <br> changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 18. Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 19. Disclaimers

Life support - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors
customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 20. Trademarks

Notice - All referenced brands, product names, service names and trademarks are the property of their respective owners.
$I^{2} \mathrm{C}$-bus - wordmark and logo are trademarks of Koninklijke Philips Electronics N.V.

## 21. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

## 22. Contents

1 General description ..... 1
2 Features ..... 1
3 Applications ..... 2
4 Feature selection ..... 2
5 Ordering information ..... 2
6 Block diagram ..... 3
7 Pinning information ..... 4
7.1 Pinning ..... 4
7.2 Pin description ..... 4
8 Functional description ..... 4
8.1 Start-up. ..... 4
8.2 Connect circuitry ..... 5
8.3 Maximum number of devices in series ..... 5
8.4 Propagation delays ..... 6
8.5 READY digital output ..... 7
8.6 ENABLE low current disable ..... 7
8.7 Resistor pull-up value selection ..... 7
8.8 Hot swapping and capacitance buffering application. ..... 8
9 Application design-in information ..... 11
10 Limiting values ..... 11
11 Characteristics ..... 12
11.1 Typical performance characteristics ..... 14
11.2 Timing diagrams ..... 15
12 Test information ..... 16
13 Package outline ..... 17
14 Soldering ..... 19
14.1 Introduction to soldering surface mount packages ..... 19
14.2 Reflow soldering ..... 19
14.3 Wave soldering ..... 19
14.4 Manual soldering ..... 20
14.5 Package related soldering information ..... 20
15 Abbreviations ..... 21
16 Revision history ..... 21
17 Data sheet status ..... 22
18 Definitions ..... 22
19 Disclaimers ..... 22
20 Trademarks. ..... 22
21 Contact information ..... 22
© Koninklijke Philips Electronics N.V. 2005
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights

