General Description

The MAX174 and the MX574A/MX674A are complete 12-bit analog-to-digital converters (ADCs) that combine high speed, low-power consumption, and on-chip clock and voltage reference. The maximum conversion times are 8µs (MAX174), 15µs (MX674A) and 25µs (MX574A). Maxim's BiCMOS construction reduces power dissipation 3 times (150mW) over comparable devices. The internal buried zener reference provides low-drift and low-noise performance. External component requirements are limited to only decoupling capacitors and fixed resistors. The versatile analog input structure allows for 0V to +10V or 0V to +20V unipolar or ±5V or ±10V bipolar input ranges with pin strapping.

The MAX174/MX574A/MX674A use standard microprocessor interface architectures and can be interfaced to 8-, 12- and 16-bit wide buses. Three-state data outputs are controlled by \overline{CS} , CE and R/\overline{C} logic inputs.

Applications

Digital Signal Processing **High-Accuracy Process Control** High-Speed Data Acquisition Electro-Mechanical Systems

Pin Configurations

Features

- ♦ Complete ADC with Reference and Clock
- ♦ 12-Bit Resolution and Linearity
- ♦ No Missing Codes Over Temperature
- ♦ 150mW Power Dissipation
- \blacklozenge 8µs (MAX174), 15µs (MX674A) and 25µs (MX574A) Max Conversion Times
- ♦ Precision Low TC Reference: 10ppm/°C
- ♦ Monolithic BiCMOS Construction
- ♦ 150ns Maximum Data Access Time

Ordering Information

*Consult factory for dice specifications. Ordering information continued

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those in

ELECTRICAL CHARACTERISTICS - MAX174

 $(V_L = +5V, V_{CC} = +15V \text{ or } +12V, V_{EE} = -15V \text{ or } -12V$; $T_A = +25^{\circ}C$, unless otherwise noted.)

Note 1: Adjustable to zero.

Note 1: Adjustable to zero.
 Note 2: With 50Ω fixed resistor from REFOUT to BIPOFF. Adjustable to zero.
 Note 3: With 50Ω fixed resistor from REFOUT to REFIN. Adjustable to zero.
 Note 4: Maximum change in specifi

 $2₁$

 1 VI 1 XI 1 VI

ELECTRICAL CHARACTERISTICS - MAX174 (continued)

MAX174/MX574A/MX674A

ELECTRICAL CHARACTERISTICS - MX574A, MX674A

 $(V_L = +5V, V_{CC} = +15V \text{ or } +12V, V_{EE} = -15V \text{ or } -12V; T_A = +25°C, \text{ unless otherwise noted.})$

 7 VI 7 I \times I 7 VI

 $\mathbf 3$

ELECTRICAL CHARACTERISTICS - MX574A, MX674A (continued)
(V_L = +5V, V_{CC} = +15V or +12V, V_{EE} = -15V or -12V; T_A = +25°C, unless otherwise noted.)

Note 1: Adjustable to zero.
 Note 2: With 50Ω fixed resistor from REFOUT to BIPOFF. Adjustable to zero.
 Note 3: With 50Ω fixed resistor from REFOUT to REFIN. Adjustable to zero.
 Note 4: Maximum change in specif

 $7V1X1/V1$

4

ELECTRICAL CHARACTERISTICS - MAX174/MX574A/MX674A
(V_L = +5V, V_{CC} = +15V or +12V, V_{EF} = -15V or -12V; T_A = +25°C, unless otherwise noted.)

MAX174/MX574A/MX674A

TIMING CHARACTERISTICS - MAX174/MX574A/MX674A (Note 6)
(V_L = +5V, V_{CC} = +15V or ₊12V, V_{EE} = -15V or -12V)

Note 6: Timing specifications guaranteed by design. All input control signals specified with $tr = tf = 5$ ns (10% to 90% of +5V) and timed from a voltage level of +1.6V. See loading circuits in Figures 1 and 2.

6

MAX174/MX574A/MX674A

 7 VI 7 I \times I 7 VI

Figure 1. Load Circuit for Access Time Test

Figure 2. Load Circuit for Output Float Delay Test

Converter Operation

NAX174/MX574A/MX674A

The MAX174/MX574A/MX674A use a successive approximation technique to convert an unknown analog input to a 12-bit digital output code. The control logic provides easy interface to most microprocessors. Most applications require only a few external passive components to perform the analog-to-digital (A/D) function.

The internal voltage output DAC is controlled by a Successive Approximation Register (SAR) and has an output impedance of $2.5k\Omega$. The analog input is connected to the DAC output with a 5kΩ resistor for the 10V input and 10k Ω resistor for the 20V input. The comparator is essentially a zero crossing detector, and its output is fed back to the SAR input.

The SAR is set to half scale as soon as a conversion starts. The analog input is compared to 1/2 of the full-scale voltage. The bit is kept if the analog input is greater than half scale or dropped if smaller. The next bit, bit 10, is then set with the DAC output either at 1/4 scale, if the Most Significant Bit (MSB) is dropped, or 3/4 scale if the MSB is kept. The conversion continues in this manner until the Least Significant Bit (LSB) is tried. At the end of the conversion, the SAR output is latched into the output buffers.

Digital Interface

CE, \overline{CS} , and R/\overline{C} control the operation of the MAX174/MX574A/MX674A. While both CE and CS are asserted, the state of R/C selects whether a conversion $(R/\overline{C} = 0)$ or a data read $(R/\overline{C} = 1)$ is in progress. The register control inputs, 12/8 and A0, select the data format and conversion length. A0 is usually tied to the LSB of the address bus. To perform a full 12-bit conversion, set A0 low during a convert start. For a shorter 8-bit conversion, A0 must be high during a convert start.

Table 1. Truth Table

Industry Standard Complete

Output Data Format

During a data read, A0 also selects whether the threestate buffers contain the $8MSBs$ (A0 = 0) or the $4LSBs$ $(AO = 1)$ of the digital result. The $4LSBs$ are followed by 4 trailing 0s.

Output data is formatted according to the 12/8 pin. If this input is low, the output will be a word broken into two 8-bit bytes. This allows direct interface to 8-bit buses without the need for external three-state buffers. If 12/8 is high, the output will be one 12-bit word. A0 can change state while a data-read operation is in effect.

To begin a conversion, the microprocessor must write to the ADC address. Then, since a conversion usually takes longer than a single clock cycle, the microprocessor must wait for the ADC to complete the conversion. Valid data will be made available only at the end of the conversion, which is indicated by STS. STS can be either polled or used to generate an interrupt upon completion. Or, the microprocessor can be kept idle by inserting the appro-

8

priate number of No OPeration (NOP) instructions between the conversion-start and data-read commands.

After the conversion is completed, data can be obtained by the microprocessor. The ADCs have the required logic for 8-, 12- and 16-bit bus interfacing, which is determined by the 12/8 input. If 12/8 is high, the ADCs are configured for a 16-bit bus. Data lines D0-D11 may be connected to the bus as either the 12MSBs or the 12LSBs. The other 4 bits must be masked out in software.

For 8-bit bus operation, $12/\overline{8}$ is set low. The format is left justified, and the even address. A0 low, contains the 8MSBs. The odd address, A0 high, contains the 4LSBs, which is followed by 4 trailing 0s. There is no need to use a software mask when the ADCs are connected to an 8-bit bus.

Note that the output cannot be forced to a right-justified format by rearranging the data lines on the 8-bit bus interface

 $7V171X17V1$

Table 2. MAX174/MX574A/MX674A Data Format for 8-Bit Bus

Timing and Control

Convert Start Timing - Full Control Mode

R/C must be low before asserting both CE and CS. If it is high, a brief read operation occurs possibly resulting in system bus contention. To initiate a conversion, use either CE or CS. CE is recommended since it is shorter by one propagation delay than \overline{CS} and is the faster input of the two. CE is used to begin the conversion in Figure 4.

The STS output is high during the conversion indicating the ADC is busy. During this period additional convert start commands will be ignored, so that the conversion cannot be prematurely terminated or re-started. However, if the state of A0 is changed after the beginning of the conversion, any additional start conversion transitions will latch the new state of A0, possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

Read Timing - Full Control Mode

Figure 5 illustrates the read-cycle timing. While reading data, access time is measured from when CE and R/C are both high. Access time is extended 10ns if CS is used to initiate a read.

Industry Standard Complete

Figure 7. High Pulse for R/C in Stand-Alone Mode

Stand-Alone Operation

For systems which do not use or require full bus interfacing, the MAX174/MX574A/MX674A can be operated in a stand-alone mode directly linked through dedicated input ports.

When configured in the stand-alone mode, conversion is controlled by R/C. In addition, CS and A0 are wired low; CE and 12/8 are wired high. To enable the three-state buffers, set R/C low. A conversion starts when R/C is set high. This allows either a high- or a low-pulse control signal. Shown in Figure 6 is the operation with a low pulse. In this mode, the outputs, in response to the falling edge of R/C, are forced into the high impedance state and return to valid logic levels after the conversion is complete. The STS output goes high following R/C falling edge and returns low when the conversion is complete.

A high-pulse conversion initiation is illustrated in Figure 7. When R/C is high, the data lines are enabled. The next conversion starts with the falling edge of R/C. The data lines return and remain "high impedance state" until another R/C high pulse.

Figure 8. Power-Supply Grounding Practice

Analog Considerations Application Hints

Physical Layout

For best system performance, printed circuit boards should be used for the MAX174/MX574A/MX674A. Wirewrap boards are not recommended. The layout of the board should ensure that digital and analog signal lines are kept separated from each other as much as possible. Care should be taken not to run analog and digital lines parallel to each other or digital lines underneath the MAX174/MX574A/MX674A.

Grounding

The recommended power-supply grounding practice is shown in Figure 8. The ground reference point for the on-chip reference is AGND. It should be connected directly to the analog reference point of the system. The analog and digital grounds should be connected together at the package in order to gain all of the accuracy possible from the MAX174/MX574A/MX674A in high digital noise environments. In situations permitting, they can be connected to the most accesssible ground reference point. The preference is analog power return.

Power-Supply Bypassing

The MAX174/MX574A/MX674A power supplies must be filtered, well regulated, and free from high-frequency noise, or unstable output codes will result. Unless great care is taken in filtering any switching spikes present in the output, switching power supplies is not suggested for applications requiring 12-bit resolution. Take note that a few millivolts of noise converts to several error counts in a 12-bit ADC.

ノレノノメーノレー

 ${\bf 10}$

Driving the Analog Input

UPLOXIN/VPLSXIN/PLIXVIN

The input leads to AGND and 10VIN or 20VIN should be as short as possible to minimize noise pick up. If long leads are needed, use shielded cables

When using the 20VIN as the analog input, load capacitance on the 10VIN pin must be minimized. Especially on the faster MAX174, leave the 10VIN pin open to minimize capacitance and to prevent linearity errors caused by inadequate settling time.

The amplifier driving the analog input must have low enough DC output impedance for low full-scale error. Furthermore, low AC output impedance is also required since the analog input current is modulated at the clock rate during the conversion. The output impedance of an amplifier is the open-loop output impedance divided by the loop gain at the frequency of interest.

MX574A and MX674A - The approximate internal clock rate is 600kHz and 1MHz respectively, and amplifiers like the MAX400 can be used to drive the input.

MAX174 - The internal clock rate is 2MHz and faster amplifiers like the OP-27, AD711 or OP-42 are required.

Track-and-Hold Interface

The analog input to the ADC must be stable to within 1/2LSB during the entire conversion for specified 12-bit accuracy. This limits the input signal bandwidth to a

Figure 10. MX574A/MX674A to AD585 Sample-and-Hold Interface

ルハメレル

 11

Figure 9. Power-Supply Bypassing

All power-supply pins should use supply decoupling capacitors connected with short lead length to the pins, as shown in Figure 9. The VCC and VEE pins should be decoupled directly to AGND. A 4.7µF tantalum type in parallel with a 0.1µF disc ceramic type is a suitable decoupling.

Internal Reference

The MAX174/MX574A/MX674A have an internal buried zener reference that provides a 10V, low-noise and lowtemperature drift output. An external reference voltage can also be used for the ADC. When using ±15V supplies, the internal reference can source up to 2mA in

Figure 11. MAX174 to HA5320 Sample-and-Hold Interface

couple of hertz for sinusoidal inputs even with the faster MAX174. For higher bandwidth signals, a track-and-hold amplifier should be used.

The STS output may be used to provide the Hold signal to the track-and-hold amplifier. However, since the A/D's DAC is switched at approximately the same time as the conversion is initiated, the switching transients at the output of the T/H caused by the DAC switching may result in code dependent errors. It is recommended that the Hold signal to the T/H amplifier precede a conversion or be coincident with the conversion start.

The first bit decision by the A/D is made approximately 1.5 clock cycles after the start of the conversion. This is 2.5µs, 1.5µs and 0.8µs for the MX574A, MX674A, and MAX174 respectively. The T/H hold settling time must be less than this time. For the MX574A and MX674A, the AD585 sample-and-hold is recommended (Figure 10). For the MAX174, a faster T/H amplifier, like the HA5320 or HA5330, should be used (Figure 11).

Input Configurations

The MAX174/MX574A/MX674A input range can be set using pin strapping. Table 3 shows the possible input ranges and ideal transition voltages. End-point errors can be adjusted in all ranges.

Table 3. Input Ranges and Ideal Digital Output Codes

ANALOG INPUT VOLTAGE (Volts)				DIGITAL OUTPUT
0 to $+10V$	0 to +20V	$+5V$	$+10V$	MSB LSB
$+10.0000$	$+20.0000$	$+5.0000$	$+10.0000$	1111 1111 1111
$+9.9963$	+19.9927	$+4.9963$	$+9.9927$	1111 1111 1110*
$+5.0012$	$+10.0024$	$+0.0012$	$+0.0024$	1000 0000 0000*
+4.9988	$+9.9976$	-0.0012	-0.0024	1111 1111* 0111
$+4.9963$	$+9.9927$	-0.0037	-0.0073	0111 1111 1110*
$+0.0012$	$+0.0024$	-4.9988	-9.9976	0000 0000 0000*
0.0000	0.0000	-5.0000	-10.0000	0000 0000 0000

Note 1: For unipolar input ranges, output coding is straight binary. Note 2: For bipolar input ranges, output coding is offset binary.
Note 3: For 0V to +10V or ±5V ranges, 1LSB = 2.44mV. Note 4: For 0V to +20V or \pm 10V ranges, 1LSB = 4.88mV

* The digital outputs will be flickering between the indicated code
and the indicated code plus one.

Unipolar Input Operation

The unipolar transfer function and input connections are shown in Figures 12 and 13.

Because all internal resistors of the MAX174/MX574A/ MX674A are trimmed for absolute calibration, additional trimming is not necessary for most applications. The absolute accuracy for each grade is given in the specification tables.

If the offset trim is not needed, BIPOFF can be tied directly to AGND. The two resistors and trimmer for BIPOFF can then be discarded. A 50 Ω ±1% metal film resistor should be attached between REFOUT and REFIN

 7 VI X I Y VI

12

MAXT74/MX574A/MX674A

In applications where the offset and full-scale range have

to be adjusted, use the circuit shown in Figure 12. The

offset should be adjusted first. Apply 1/2LSB at the

analog input and adjust R1 until the digital output code

flickers between 0000 0000 0000 and 0000 0000 0001.

To adjust the full-scale range, apply FS - 3/2LSB at the

analog input and adjust R2 until the output code changes

between 1111 1111 1110 and 1111 1111 1111

 $FS = 4096$ LSBs

OUTPUT CODE $\ddot{}$

1111 1111 1110 1111 1111 1101

1000 0000 0001

1000 0000 0000

0111 1111 1111

0111 1111 1110

0000 0000 0011

0000 0000 0010

0000 0000 0001 0000 0000 0000

FS

 $\overline{2}$

Figure 14. Ideal Bipolar Transfer Function

Offset and Full-Scale Adjustment

For a 0V to +10V input range, the analog input is connected between AGND and 10VIN. For a 0V to +20V input range, the analog input is connected between AGND and 20VIN. These ADCs can easily handle an input signal beyond the supplies. If full-scale trim is not needed, the gain trimmer, R2, should be swapped with a 50 Ω resistor. Should a 10.24V input range be selected, a 200 Ω trimmer should be inserted in series with 10VIN. For a full-scale input range of 20.48V, use a 500 Ω trimmer in series with 20VIN. The nominal input impedance into 10VIN is $5k\Omega$ and 10k Ω for 20VIN.

Figure 12. Ideal Unipolar Transfer Function

 FS

13

FS

ANALOG INPUT VOLTAGE IN LSBs

Bipolar Input Operation

 Γ ⁻⁻

The Bipolar transfer function is shown in Figure 14, and input connections are shown in Figure 15. One or both of the trimmers can be exchanged with a 50 Ω ±1% fixed resistor if the offset and gain specifications suffice.

To begin bipolar calibration, a signal 1/2LSB above negative full-scale is applied. R1 is trimmed until the digital output flickers between 0000 0000 0000 and 0000 0000 0001. Next, a signal 3/2LSB below positive full scale is applied. Then, R2 is trimmed until the output flickers between 1111 1111 1110 and 1111 1111 1111.

Ordering Information (continued)

eserves the right to ship Ceramic SB in lieu of CERDI

maximineserves are ngm to employees.
packages.
** Consult factory for dice specifications.

 $UVIXIV$

 $\mathcal{A}^{\mathcal{A}}$ and $\mathcal{A}^{\mathcal{A}}$ are $\mathcal{A}^{\mathcal{A}}$

MAX174/MX574A/MX674A

MAXIM

15