



ADC774

Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER

FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, or 16-BIT MICROPROCESSOR BUS INTERFACE
- ALTERNATE SOURCE FOR HI774 A/D CONVERTER: 8.5μs Conversion Time, 150ns Bus Access Time
- FULLY SPECIFIED FOR OPERATION ON ±12V OR ±15V SUPPLIES
- NO MISSING CODES OVER TEMPERATURE:

0°C to +75°C: ADC774J, K -55°C to +125°C: ADC774SH, TH

DESCRIPTION

The ADC774 is a 12-bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom-designed for freedom from latch-up and for optimum AC per-


formance. It is complete with a self-contained +10V reference, internal clock, digital interface for microprocessor control, and three-state outputs.

The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0V to \pm 10V, 0V to \pm 20V, \pm 5V, and \pm 10V.

The converter may be externally programmed to provide 8- or 12-bit resolution. The conversion time for 12 bits is factory set for 8.5µs maximum.

Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.

The ADC774, available in both industrial and military temperature ranges, requires supply voltages of +5V and $\pm 12V$ or $\pm 15V$. It is packaged in a 28-pin plastic DIP, or a hermetic side-brazed ceramic DIP.



International Airport Industrial Park

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Mailing

SPECIFICATIONS

ELECTRICAL

 $\rm T_A = +25^{\circ}C, \ V_{CC} \ = +12V \ or \ +15V, \ V_{EE} = -12V \ or \ -15V, \ V_{LOGIC} = +5V \ unless \ otherwise \ specified.$

	AD	DC774J, ADC77	4SH	ADO	C774K, ADC77	'4TH	
PARAMETER	MIN	TYP	MAX	MIN	MIN TYP		UNITS
RESOLUTION			12			*	Bits
INPUTS	•	'	•	•			•
ANALOG							
Voltage Ranges: Unipolar		0 to +10, 0 to +2	20		*		V
Bipolar Impedance: 0 to +10V, ±5V	3.75	±5, ±10 5	6.25	*	*	*	V kΩ
±10V, 0V to +20V	7.5	10	12.5	*	*	*	kΩ
DIGITAL (CE, $\overline{\text{CS}}$, R/ $\overline{\text{C}}$, A _O , 12/ $\overline{\text{8}}$)							
Over Temperature Range							
Voltages: Logic 1	+2		+5.5	*		*	V V
Logic 0 Current	-0.5 -5	0.1	+0.8 +5	*	*	*	μA
Capacitance		5	10		*		pF
TRANSFER CHARACTERISTICS	•	•	•	•		•	•
ACCURACY							
At +25°C Linearity Error						±4/0	LSB
Unipolar Offset Error (Adjustable to Zero)			±1 ±2			±1/2 *	LSB
Bipolar Offset Error (Adjustable to Zero)			±10			±4	LSB
Full-Scale Calibration Error ⁽¹⁾							
(Adjustable to Zero)			±0.25	10		*	% of FS(2
No Missing Codes Resolution (Diff. Linearity) Inherent Quantization Error	11	±1/2		12	*		Bits LSB
T _{MIN} to T _{MAX}		-1/2					
Linearity Error: J, K Grades			±1			±1/2	LSB
S, T Grades			±1			±3/4	LSB
Full-Scale Calibration Error Without Initial Adjustment (1): J, K Grades			±0.47			±0.37	% of FS
S, T Grades			±0.75			±0.57	% of FS
Adjusted to Zero at +25°C: J, K Grades			±0.22			±0.12	% of FS
S, T Grades	۱		±0.5	40		±0.25	% of FS
No Missing Codes Resolution (Diff. Linearity)	11			12			Bits
TEMPERATURE COEFFICIENTS (T _{MIN} to T _{MAX}) ⁽³⁾ Unipolar Offset: J, K Grades			±10			±5	ppm/°C
S, T Grades			±5			±2.5	ppm/°C
Max Change: All Grades			±2			±1	LSB
Bipolar Offset: All Grades			±10			±5	ppm/°C
Max Change: J, K Grades			±2			±1	LSB
S, T Grades Full-Scale Calibration: J, K Grades			±4 ±45			±2 ±25	LSB ppm/°C
S, T Grades			±50			±25	ppm/°C
Max Change: J, K Grades			±9			±5	LSB
S, T Grades			±20			±10	LSB
POWER SUPPLY SENSITIVITY							
Change in Full-Scale Calibration +13.5V $<$ V _{CC} $<$ +16.5V or +11.4V $<$ V _{CC} $<$ +12.6V			±2			±1	LSB
-16.5V < V _{EE} <-13.5V or -12.6V < V _{EE} < -11.4V			±2			±1	LSB
+4.5V < V _{LOGIC} <+5.5V			±1/2			*	LSB
CONVERSION TIME (4,5)							
8-Bit Cycle 12-Bit Cycle		5 7.5	5.3 8.5		*	*	μs μs
OUTPUTS		7.0	0.0				μο
DIGITAL (DB11 – DB0, STATUS)							
(Over Temperature Range)							
Output Codes: Unipolar				ht Binary (USB))		
Bipolar			Bipolar Offset	Binary (BOB)			
Logic Levels: Logic 0 (I _{SINK} = 1.6mA)	+2.4		+0.4	*		*	V V
Logic 1 (I _{SOURCE} = 500μA) Leakage, Data Bits Only, High-Z State	+2.4 -5	0.1	+5	*	*	*	μA
	ı ĭ	5	1 .0	1		1	pF



SPECIFICATIONS (CONT)

ELECTRICAL


 $T_A = +25$ °C, $V_{CC} = +12$ V or +15V, $V_{EE} = -12$ V or -15V, $V_{LOGIC} = +5$ V unless otherwise specified.

	AD	C774J, ADC77	4SH	ADO	C774K, ADC77	4TH	
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INTERNAL REFERENCE VOLRAGE							
Voltage Source Current Available for External Loads ⁽⁶⁾	+9.9 2.0	+10	+10.1	*	*	*	V mA
POWER SUPPLY REQUIREMENTS		•			•		
$ \begin{array}{c} \text{Voltage: V}_{\text{CC}} \\ \text{V}_{\text{EE}} \\ \text{V}_{\text{LOGIC}} \\ \text{Current: I}_{\text{CC}} \\ \text{I}_{\text{EE}} \\ \text{I}_{\text{LOGIC}} \\ \text{Power Dissipation ($\pm 15 \text{V Supplies})} \end{array} $	+11.4 -11.4 +4.5	3.5 15 9 325	+16.5 -16.5 +5.5 5 20 15 450	*		•	V V V mA mA mA mW
TEMPERATURE RANGE (Ambient: T_{MIN} , T_{MAX})							
Specifications: J, K Grades S, T Grades Storage	0 -55 -65		+75 +125 +150	* *		* *	°C °C °C

^{*}Same specification as ADC774JH, JP, SH.

NOTES: (1) With fixed 50Ω resistor from Ref Out to Ref In. This parameter is also adjustable to zero at +25C. (2) FS in this specification table means Full Scale Range. That is, for a $\pm 10V$ input range FS means 20V; for a 0V to +10V range, FS means 10V. The term Full Scale for these specification instead of Full-Scale Range is used to be consistent with other vendors' specifications tables. (3) Using internal reference. (4) See "Controlling the ADC774" section for detailed information concerning digital timing. (5) The Harris HI-774 uses a subranging/error correction technique that allows one to begin conversion before a preceding sample-hold or multiplexer has settled to $\pm 1/2$ LSB. For 12-bit accurate conversions, the input transient to the ADC774 must settle to less than $\pm 1/2$ LSB before conversion is started. The ADC774 is compatible with HI-774 in all other respects. (6) External loading must be constant during conversion. The reference output requires no buffer amplifier with either $\pm 1/2V$ or ± 1

PIN CONFIGURATION



The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

3

ADC774

ABSOLUTE MAXIMUM RATINGS

V _{CC} to Digital Common 0V to +16.5V
V _{EE} to Digital Common 0V to -16.5V
V _{LOGIC} Digital Common 0V to +7V
Analog Common to Digital Common±1V
Control Inputs (CE, $\overline{\text{CS}}$, A _O , 12/8, R/ $\overline{\text{C}}$)
to Digital Common0.5V to V _{LOGIC} +0.5V
Analog Inputs (Ref In, Bipolar Offset, 10V _{IN})
to Analog Common±16.5V
20V _{IN} to Analog Common±24V
Ref Out Indefinite Short to Common,
Momentary Short to V _{CC}
Max Junction Temperature+165°C
Power Dissipation
Lead Temperature (soldering,10s)+300°C
Thermal Resistance, θ _{IA} : Ceramic50°C/W
Plastic100°C/W
CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
ADC774JP	28-Pin Plastic DIP	215
ADC774KP	28-Pin Plastic DIP	215
ADC774JH	28-Pin Ceramic DIP	149
ADC774KH	28-Pin Ceramic DIP	149
ADC774SH	28-Pin Ceramic DIP	149
ADC774TH	28-Pin Ceramic DIP	149
ADC774JP-BI	28-Pin Plastic DIP	215
ADC774KP-BI	28-Pin Plastic DIP	215
ADC774JH-BI	28-Pin Ceramic DIP	149
ADC774KH-BI	28-Pin Ceramic DIP	149
ADC774SH-BI	28-Pin Ceramic DIP	149
ADC774TH-BI	28-Pin Ceramic DIP	149

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE	LINEARITY ERROR MAX (T _{MIN} TO T _{MAX})
ADC774JP	Plastic DIP	0°C TO +75°C	±1LSB
ADC774KP	Plastic DIP	0°C to +75°C	±1/2LSB
ADC774JH	Ceramic DIP	0°C to +75°C	±1LSB
ADC774KH	Ceramic DIP	0°C to +75°C	±1/2LSB
ADC774SH	Ceramic DIP	-55°C to +125°C	±1LSB
ADC774TH	Ceramic DIP	-55°C to +125°C	±3/4LSB

BURN-IN SCREENING OPTION

See text for details.

MODEL	PACKAGE	TEMPERATURE RANGE	BURN-IN TEMP (160 HOURS) ⁽¹⁾
ADC774JP-BI	Plastic DIP Plastic DIP Ceramic DIP Ceramic DIP Ceramic DIP Ceramic DIP	0°C to +75°C	+85°C
ADC774KP-BI		0°C to +75°C	+85°C
ADC774JH-BI		0°C to +75°C	+125°C
ADC774KH-BI		0°C to +75°C	+125°C
ADC774SH-BI		-55°C to +125°C	+125°C
ADC774TH-BI		-55°C to +125°C	+125°C

BURN-IN SCREENING

Burn-in screening is available for both plastic and ceramic package ADC774s. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

Plastic "-BI" models: +85°C Ceramic "-BI" models: +125°C

All units are 100% electrically tested after burn-in is completed. To order burn-in, add "-BI" to the base model number (e.g. ADC774KP-BI). See Ordering Information for pricing.



CONTROLLING THE ADC774

This is an abridged data sheet. For Discussion of Specifications, Installation, Calibration refer to ADC574A data sheet or order PDS-835.

The Burr-Brown ADC774 can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the R/\overline{C} input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs (12/\overline{8}, \overline{CS}, A_O, R/\overline{C}, and CE) are all TTL-/CMOS-compatible. The functions of the control inputs are described in Table I. The control function truth table is listed in Table II.

Read footnote 5 to the Electrical Specifications table if using ADC774 to replace the HI-774.

STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to R/\overline{C} . In this mode \overline{CS} and A_O are connected to digital common and CE and $12/\overline{8}$ are connected to V_{LOGIC} (+5V). The output data are presented as 12-bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a high-to-low transition of R/\overline{C} . The three-state data output buffers are enabled when R/\overline{C} is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the R/\overline{C} pulse must remain low for a minimum of 50ns.




FIGURE 1. R/C Pulse Low—Outputs Enabled After Conversion.




FIGURE 2. R/\overline{C} Pulse High—Outputs Enabled Only While R/\overline{C} Is High.

PIN DESIGNATION	DEFINITION	FUNCTION
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
CS (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
R/C (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be low ("0") to initiate either 8- or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
A _O (Pin 4)	Byte Address Short Cycle	In the start-convert mode, A_O selects 8-bit (A_O = "1") or 12-bit (A_O = "0") conversion mode. When reading output data in two 8-bit bytes, A_O = "0" accesses 8 MSBs (high byte) and A_O = "1" accesses 4 LSBs and trailing "0s" (low byte).
12/8 (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, $12\overline{/8}$ = "1" enables all 12 output bits simultaneously. $1\overline{/2}/8$ = "0" will enable the MSBs or LSBs as determined by the A _O line.

TABLE I. ADC774 Control Line Functions.

CE	cs	R/C	12/8	Ao	OPERATION
0	Х	Х	Х	Х	None
X	1	X	X	Х	None
↑	0	0	Х	0	Initiate 12-bit conversion
↑	0	0	Х	1	Initiate 8-bit conversion
1	₩	0	Х	0	Initiate 12-bit conversion
1	₩	0	Х	1	Initiate 8-bit conversion
1	0	↓	Х	0	Initiate 12-bit conversion
1	0	↓	Х	1	Initiate 8-bit conversion
1	0	1	1	Х	Enable 12-bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4
					trailing zeros

TABLE II. Control Input Truth Table.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
t _{HRL}	Low R/C Pulse Width	50			ns
t _{DS}	STS Delay from R/C			200	ns
t _{HDR}	Data Valid After R/C Low	25			ns
t _{HS}	STS Delay After Data Valid		150	375	ns
t _{HRH}	High R/C Pulse Width	150			ns
t _{DDR}	Data Access Time			150	ns

TABLE III. Stand-Alone Mode Timing.



Figure 1 illustrates timing when conversion is initiated by an R/\overline{C} pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/\overline{C} and are enabled for external access of the data after completion of the conversion. Figure 2 illustrates the timing when conversion is initiated by a positive R/\overline{C} pulse. In this mode the output data from the previous conversion is enabled during the positive portion of R/\overline{C} . A new conversion is started on the falling edge of R/\overline{C} , and the three-state outputs return to the high-impedance state until the next occurrence of a high R/\overline{C} pulse. Timing specifications for stand-alone operation are listed in Table III.




FIGURE 3. Conversion Cycle Timing.

FULLY CONTROLLED OPERATION

Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the $A_{\rm O}$ input, which is latched upon receipt of a conversion start transition (described below). If $A_{\rm O}$ is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if $A_{\rm O}$ is low. If all 12 bits are read following an 8-bit conversion, the 3 LSBs (DB0–DB2) will be low (logic 0) and DB3 will be high (logic 1). $A_{\rm O}$ is latched because it is also involved in enabling the output buffers. No other control inputs are latched.




FIGURE 4. Read Cycle Timing.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
t _{DSC}	STS Delay from CE		60	200	ns
t _{HEC}	CE Pulse Width	50	30		ns
t _{ssc}	CS to CE Setup time	50	20		ns
t _{HSC}	CS low during CE high	50	20		ns
t _{src}	R/C to CE setup	50	0		ns
t _{HRC}	R/C low during CE high	50	20		ns
t _{sac}	A _o to CE setup	0			ns
t _{HAC}	A _o valid during CE high	50	20		ns
t _c	Conversion time				
	12-bit cycle at 25°C		7.5	8.5	μs
	0 to +75°C			9.0	μs
	−55°C to +125°C			9.5	μs
	8-bit cycle at 25°C		5	5.3	μs
	0 to +75°C			5.6	μs
	−55° to +125°C			6	μs
Read Mode					
t _{DD}	Access time from CE		75	150	ns
t _{HD}	Data valid after CE low	25	35		ns
t _{HL}	Output float delay		100	150	ns
t _{ssr}	CS to CE setup	50	0		ns
t _{SAR}	R/C to CE setup	0			ns
t _{HSR}	CS valid after CE low	0			ns
t _{HRR}	R/C high after CE low	0			ns
t _{HAR}	A _o valid after CE low	50			ns
t _{HS}	STS delay after data valid		150	375	ns

TABLE IV. Timing Specifications.



CONVERSION START

The converter is commanded to initiate a conversion by a transition occurring on any of three logic inputs ($\overline{\text{CE}}$, CS, and R/ $\overline{\text{C}}$) as shown in Table II. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change state simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50ns prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 3. The specifications for timing are contained in Table IV.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three-state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions

of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if $A_{\rm O}$ changes state after the beginning of conversion, any additional start conversion transition will latch the new state of $A_{\rm O}$, possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R/\overline{C} high, STATUS low, CE high, and \overline{CS} low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs $12/\overline{8}$ and A_O . See Figure 4 and Table IV for timing relation-

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.