### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

FireWire ${ }^{\circledR}$ Power Supplies Distributed Power

Applications
Automotive
Industrial


#### Abstract

\section*{General Description}

The MAX5082/MAX5083 are 250kHz PWM step-down DC-DC converters with an on-chip, $0.3 \Omega$ high-side switch. The input voltage range is 4.5 V to 40 V for the MAX5082 and 7.5 V to 40 V for the MAX5083. The output is adjustable from 1.23 V to 32 V and can deliver up to 1.5A of load current.

Both devices utilize a voltage-mode control scheme for good noise immunity in the high-voltage switching environment and offer external compensation allowing for maximum flexibility with a wide selection of inductor values and capacitor types. The switching frequency is internally fixed at 250 kHz and can be synchronized to an external clock signal through the SYNC input. Light load efficiency is improved by automatically switching to a pulse-skip mode. All devices include programmable undervoltage lockout and soft-start. Protection features include cycle-bycycle current limit, hiccup-mode output short-circuit protection, and thermal shutdown. Both devices are available in a space-saving, high-power (2.7W), 16-pin TQFN package and are rated for operation over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.


-4.5V to 40V (MAX5082) or 7.5V to 40V (MAX5083) Input Voltage Range

- 1.5A Output Current
- Vout Range From 1.23V to 32V
- Internal High-Side Switch
- Fixed 250kHz Internal Oscillator
- Automatic Switchover to Pulse-Skip Mode at Light Loads
- External Frequency Synchronization
- Thermal Shutdown and Short-Circuit Protection
- Operates Over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Temperature Range
- Space-Saving (5mm x 5mm) High-Power 16-Pin TQFN Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX5082ATE | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP* |
| MAX5083ATE | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP* |

*EP $=$ Exposed pad.

Pin Configurations appear at end of data sheet.

FireWire is a registered trademark of Apple Computer, Inc.
Typical Operating Circuits


### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

## ABSOLUTE MAXIMUM RATINGS

| IN, ON/OFF to SGND | -0.3V to +45V |
| :---: | :---: |
| LX to SGND | -0.3V to (VIN + 0.3V) |
| BST to SGND | -0.3V to (VIN + 12V) |
| BST to LX. | -0.3V to +12V |
| PGND to SGND | -0.3V to +0.3 V |
| REG, DVREG, SYNC to SGND | -0.3V to +12V |
| FB, COMP, SS to SGND | -0.3V to (VREG + 0.3V) |
| C+ to PGND (MAX5082 only) | (VDVREG - 0.3 V ) to +12 V |
| C- to PGND (MAX5082 only). | ..-0.3V to (VDVREG +0.3 V ) |
| Continuous current through int connected together and pins | ower MOSFET (pins 11/12 onnected together) |


| $\mathrm{T}_{J}=+125^{\circ} \mathrm{C} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ |
| :--- |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{I N}=V_{\text {ON/OFF }}=12 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=\mathrm{V}_{\text {DVREG }}, V_{\text {SYNC }}=\mathrm{PGND}=\mathrm{SGND}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range | VIN | MAX5082 | 4.5 |  | 40 | V |
|  |  | MAX5083 | 7.5 |  | 40 |  |
| Undervoltage Lockout Threshold | UVLO | VIN rising, MAX5082 | 3.9 |  | 4.2 | V |
|  |  | VIN rising, MAX5083 | 6.8 |  | 7.3 |  |
| Undervoltage Lockout Hysteresis | UVLOhYst | MAX5082 |  | 0.4 |  | V |
|  |  | MAX5083 |  | 0.7 |  |  |
| Switching Supply Current (PWM Operation) | Isw | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}, \mathrm{MAX5082}$ |  | 10.5 |  | mA |
|  |  | $V_{F B}=0 \mathrm{~V}, \mathrm{MAX5083}$ |  | 9.5 |  |  |
| Efficiency |  | VIN $=12 \mathrm{~V}, \mathrm{~V}$ OUT $=3.3 \mathrm{~V}$, IOUT $=1.5 \mathrm{~A}$ |  | 84 |  | \% |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \text { IOUT }=1.5 \mathrm{~A} \\ & \text { (MAX5082) } \end{aligned}$ |  | 88 |  |  |
| No-Load Supply Current (PFM Operation) |  | MAX5082 |  | 1.4 | 2.5 | mA |
|  |  | MAX5083 |  | 1.3 | 2.3 |  |
| Shutdown Current | ISHDN | VON/OFF $=0 \mathrm{~V}, \mathrm{~V}$ IN $=40 \mathrm{~V}$ |  | 200 | 300 | $\mu \mathrm{A}$ |
| ON/OFF CONTROL |  |  |  |  |  |  |
| Input Voltage Threshold | VON/OFF | Von/OFF rising | 1.20 | 1.23 | 1.25 | V |
| Input Voltage Hysteresis |  |  |  | 0.12 |  | V |
| Input Bias Current |  | VON/OFF $=0$ to 40 V | -250 |  | +250 | nA |
| ERROR AMPLIFIER/SOFT-START |  |  |  |  |  |  |
| Soft-Start Current | Iss |  | 8 | 15 | 24 | $\mu \mathrm{A}$ |
| Reference Voltage (Soft-Start) | VSS |  | 1.215 | 1.228 | 1.240 | V |
| FB Regulation Voltage | $V_{\text {FB }}$ | ICOMP $=-500 \mu \mathrm{~A}$ to $+500 \mu \mathrm{~A}$ | 1.215 | 1.228 | 1.240 | V |
| FB Input Range |  |  | 0 |  | 1.5 | V |
| FB Input Current |  |  | -250 |  | +250 | nA |
| COMP Voltage Range |  | ICOMP $=-500 \mu \mathrm{~A}$ to $+500 \mu \mathrm{~A}$ | 0.25 |  | 4.50 | V |
| Open-Loop Gain |  |  |  | 80 |  | dB |
| Unity-Gain Bandwidth |  |  |  | 1.8 |  | MHz |
| FB Offset Voltage |  | Icomp $=-500 \mu \mathrm{~A}$ to $+500 \mu \mathrm{~A}$ | -5 |  | +5 | mV |

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=V_{\text {ON }} \overline{O F F}=12 \mathrm{~V}, V_{\text {REG }}=V_{\text {DVREG }}, V_{S Y N C}=P G N D=S G N D, T_{A}=T_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OSCILLATOR |  |  |  |  |  |  |
| Frequency | fsw | $V_{\text {SYNC }}=0 \mathrm{~V}$ | 225 | 250 | 275 | kHz |
| Maximum Duty Cycle | Dmax | $\mathrm{V}_{\text {SYNC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{MAX5082}$ | 87 |  |  | \% |
|  |  | $V_{\text {SYNC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=7.5 \mathrm{~V}, \mathrm{MAX5083}$ | 87 |  |  |  |
|  |  | $V_{\text {SYNC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 40 \mathrm{~V}$ | 87 |  |  |  |
| SYNC High-Level Voltage |  |  | 2.2 |  |  | V |
| SYNC Low-Level Voltage |  |  |  |  | 0.8 | V |
| SYNC Frequency Range | fsync |  | 150 |  | 350 | kHz |
| PWM Modulator Gain |  | fSYNC $=150 \mathrm{kHz}$ to 350 kHz |  | 10 |  | V/V |
| Ramp Level Shift (Valley) |  |  |  | 0.3 |  | V |
| POWER SWITCH |  |  |  |  |  |  |
| Switch On-Resistance |  | $V_{\text {BST }}-V_{L X}=6 \mathrm{~V}$ |  | 0.3 | 0.6 | $\Omega$ |
| Switch Gate Charge |  | $V_{\text {BST }}-V_{\text {LX }}=6 \mathrm{~V}$ |  | 6 |  | nC |
| Switch Leakage Current |  | $V_{I N}=40 \mathrm{~V}, \mathrm{~V}_{\text {LX }}=\mathrm{V}_{\text {BST }}=0 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| BST Leakage Current |  | $V_{\text {BST }}=\mathrm{V}_{\text {LX }}=\mathrm{V}_{\text {IN }}=40 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| CHARGE PUMP |  |  |  |  |  |  |
| C- Output Voltage Low |  | MAX5082 only, sinking 10mA |  |  | 0.1 | V |
| C- Output Voltage High |  | MAX5082 only, relative to DVREG, sourcing 10 mA |  |  | 0.1 | V |
| DVREG to C+ On-Resistance |  | MAX5082 only, sourcing 10mA |  |  | 10 | $\Omega$ |
| LX to PGND On-Resistance |  | Sinking 10mA |  |  | 12 | $\Omega$ |
| CURRENT-LIMIT COMPARATOR |  |  |  |  |  |  |
| Pulse-Skip Threshold | IPFM |  | 100 | 200 | 300 | mA |
| Cycle-by-Cycle Current Limit | IILIM |  | 1.9 | 2.7 | 3.5 | A |
| Number of Consecutive ILIM Events to Hiccup |  |  |  | 4 |  |  |
| Hiccup Timeout |  |  |  | 512 |  | Clock periods |
| INTERNAL VOLTAGE REGULATOR |  |  |  |  |  |  |
| Output Voltage | VREG | MAX5082 | 4.75 | 5 | 5.25 | V |
|  |  | MAX5083 | 7.6 | 8 | 8.4 |  |
| Line Regulation |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ to 40V, MAX5082 |  |  | 1 | $\mathrm{mV} / \mathrm{V}$ |
|  |  | V IN $=9.0 \mathrm{~V}$ to 40V, MAX5083 |  |  | 1 |  |
| Load Regulation |  | $\mathrm{I}_{\text {REG }}=0$ to 20 mA |  |  | 0.25 | V |
| Dropout Voltage |  | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{I}_{\text {REG }}=20 \mathrm{~mA}, \mathrm{MAX5082}$ |  |  | 0.5 | V |
|  |  | $\mathrm{V}_{\text {IN }}=7.5 \mathrm{~V}, \mathrm{I}$ REG $=20 \mathrm{~mA}$, MAX5083 |  |  | 0.5 |  |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal Shutdown Temperature |  | Temperature rising |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

Note 1: $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. Limits at $-40^{\circ} \mathrm{C}$ are guaranteed by design.

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

$\left(V_{I N}=12 \mathrm{~V}\right.$, see Figure 5 (MAX5082) and Figure $6(\mathrm{MAX5083}), \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SHUTDOWN SUPPLY CURRENT
vs. INPUT VOLTAGE (MAX5082)


OPERATING FREQUENCY
vs. TEMPERATURE


UNDERVOLTAGE LOCKOUT HYSTERESIS vs. TEMPERATURE (MAX5083)


SHUTDOWN SUPPLY CURRENT
vs. INPUT VOLTAGE (MAX5083)


ON/DFF THRESHOLD HYSTERESIS vs. TEMPERATURE


NO-LOAD SUPPLY CURRENT vs. INPUT VOLTAGE (MAX5082)


MAXIMUM DUTY CYCLE vs. INPUT VOLTAGE (MAX5082)


# 1.5A, 40V, MAXPower Step-Down DC-DC Converters 

Typical Operating Characteristics (continued)
$\left(V_{I N}=12 \mathrm{~V}\right.$, see Figure 5 (MAX5082) and Figure 6 (MAX5083), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


TURN-ON/OFF WAVEFORM


TURN-ON/OFF WAVEFORM


EFFICIENCY vs. LOAD CURRENT


### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

$\left(V_{I N}=12 \mathrm{~V}\right.$, see Figure 5 (MAX5082) and Figure 6 (MAX5083), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LX VOLTAGE AND INDUCTOR CURRENT


# 1.5A, 40V, MAXPower Step-Down DC-DC Converters 

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX5082 | MAX5083 |  |  |
| 1 | 1 | COMP | Error Amplifier Output. Connect COMP to the compensation feedback network. |
| 2 | 2 | FB | Feedback Regulation Point. Connect to the center tap of a resistive divider from converter output to SGND to set the output voltage. The FB voltage regulates to the voltage present at SS (1.23V). |
| 3 | 3 | ON/OFF | ON/OFF and External UVLO Control. The ON/DFF rising threshold is set to approximately 1.23 V . Connect to the center tap of a resistive divider from IN to SGND to set the UVLO (rising) threshold. Pull ON/OFF to SGND to shut down the device. ON//OFF can be used for powersupply sequencing. Connect to IN for always-on operation. |
| 4 | 4 | SS | Soft-Start and Reference Output. Connect a capacitor from SS to SGND to set the soft-start time. See the Applications Information section to calculate the value of the SS capacitor. |
| 5 | 5 | SYNC | Oscillator Synchronization Input. SYNC can be driven by an external 150kHz to 350 kHz clock to synchronize the MAX5082/MAX5083's switching frequency. Connect SYNC to SGND when not used. |
| 6 | 6 | DVREG | Gate Drive Supply for High-Side MOSFET Driver. Connect externally to REG for MAX5082. Connect to REG and the anode of the boost diode for MAX5083. |
| 7 | - | C+ | Charge-Pump Flying Capacitor Positive Connection |
| 8 | - | C- | Charge-Pump Flying Capacitor Negative Connection |
| - | 7, 8 | N.C. | No Connection. Not internally connected. Can be left floating or connected to SGND. |
| 9 | 9 | PGND | Power Ground Connection. Connect the input filter capacitor's negative terminal, the anode of the freewheeling diode, and the output filter capacitor's return to PGND. Connect externally to SGND at a single point near the input capacitor's return terminal. |
| 10 | 10 | BST | High-Side Gate Driver Supply. Connect BST to the cathode of the boost diode and to the positive terminal of the boost capacitor. |
| 11, 12 | 11, 12 | LX | Source Connection of Internal High-Side Switch. Connect the inductor and rectifier diode's anode to LX. |
| 13, 14 | 13, 14 | IN | Supply Input Connection. Connect to an external voltage source from 4.5V to 40V (MAX5082) or a 7.5 V to 40 V (MAX5083). |
| 15 | 15 | REG | Internal Regulator Output. 5V output for the MAX5082 and 8V output for the MAX5083. Bypass to SGND with at least a $1 \mu \mathrm{~F}$ ceramic capacitor. |
| 16 | 16 | SGND | Signal Ground Connection. Solder the exposed pad to a large SGND plane. Connect SGND and PGND together at one point near the input bypass capacitor return terminal. |
| EP | EP | - | Exposed Pad. Connect exposed pad to SGND. |

## Detailed Description

The MAX5082/MAX5083 are voltage-mode buck converters with internal $0.3 \Omega$ power MOSFET switches. The MAX5082 has a wide input voltage range of 4.5 V to 40 V . The MAX5083's input voltage range is 7.5 V to 40 V . The internal low RDS_on switch allows for up to 1.5 A of output current. The $\overline{2} 50 \mathrm{kHz}$ fixed switching frequency, external compensation, and voltage feed-forward simplify loop compensation design and allow for a variety
of $L$ and $C$ filter components. Both devices offer an automatic switchover to pulse-skipping (PFM) mode, providing low quiescent current and high efficiency at light loads. Under no load, a PFM mode operation reduces the current consumption to only 1.4 mA . In shutdown, the supply current falls to $200 \mu \mathrm{~A}$. Additional features include an externally programmable undervoltage lockout through the ON/OFF pin, a programmable soft-start, cycle-by-cycle current limit, hiccup mode output short-circuit protection, and thermal shutdown.

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters



Figure 1. MAX5082 Simplified Block Diagram

## Internal Linear Regulator (REG)

REG is the output terminal of a 5 V (MAX5082), or 8 V (MAX5083) LDO which is powered from IN and provides power to the IC. Connect REG externally to DVREG to provide power for the high-side MOSFET gate driver. Bypass REG to SGND with a ceramic capacitor of at least $1 \mu \mathrm{~F}$. Place the capacitor physically close to the MAX5082/MAX5083 to provide good bypassing. During normal operation, REG is intended for powering up only the internal circuitry and should not be used to supply power to external loads.

## Internal UVLO/External UVLO

The MAX5082/MAX5083 provides two undervoltage lockouts (UVLOs). An internal UVLO looks at the input voltage (VIN) and is fixed at 4.1V (MAX5082) or 7.1 V (MAX5083). An external UVLO is sensed and pro-
grammed at the ON/OFF pin. The external UVLO overrides the internal UVLO when the external UVLO is higher than the internal UVLO. During startup, before any operation begins, the input voltage and the voltage at ON/OFF must exceed their respective UVLOs. The external UVLO has a rising threshold of 1.23 V with 0.12 V of hysteresis. Program the external UVLO by connecting a resistive divider from IN to ON/OFF to SGND. Connect ON/OFF to IN directly to disable the external UVLO.
Driving ON/ $\overline{O F F}$ to ground places the MAX5082/ MAX5083 in shutdown. When in shutdown, the internal power MOSFET turns off, all internal circuitry shuts down and the quiescent supply current reduces to $200 \mu \mathrm{~A}$. Connect an RC network from ON/OFF to SGND to set a turn-on delay that can be used to sequence the output voltages of multiple devices.

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters



Figure 2. MAX5083 Simplified Block Diagram

## Soft-Start and Reference (SS)

SS is the 1.23 V reference bypass connection for the MAX5082/MAX5083 and also controls the soft-start period. At startup, after $\mathrm{V}_{\mathrm{IN}}$ is applied and the internal and external UVLO thresholds are reached, the device enters soft-start. During soft-start, $15 \mu \mathrm{~A}$ is sourced into the capacitor (CSS) connected from SS to SGND causing the reference voltage to ramp up slowly. When VSS reaches 1.23 V the output becomes fully active. Set the soft-start time (tss) using the following equation:

$$
\mathrm{t}_{\mathrm{SS}}=\frac{1.23 \mathrm{~V} \times \mathrm{C}_{\mathrm{SS}}}{15 \mu \mathrm{~A}}
$$

where tSS is in seconds and CSS is in Farads.

## Internal Charge Pump (MAX5082)

The MAX5082 features an internal charge pump to enhance the turn-on of the internal MOSFET, allowing for operation with input voltages down to 4.5 V . Connect a flying capacitor (CF) between C+ and C-, a boost diode from C+ to BST, as well as a bootstrap capacitor (CBST) between BST and LX to provide the gate-drive voltage for the high-side n-channel DMOS switch. During the on-time, the flying capacitor is charged to VDVREG. During the off-time, the positive terminal of the flying capacitor ( $\mathrm{C}+$ ) is pumped to two times VDVREG and charge is dumped onto CBST to provide twice the regulator voltage across the high-side DMOS driver. Use a ceramic capacitor of at least $0.1 \mu \mathrm{~F}$ for CBST and CF located as close to the device as possible.
For applications that do not require a 4.5 V minimum input, use the MAX5083. In this device, the charge

# 1.5A, 40V, MAXPower Step-Down DC-DC Converters 

pump is omitted and the input voltage range is from 7.5 V to 40 V . In this situation, the boost diode and the boost capacitor are still required (see the MAX5083 Typical Operating Circuit).

## Gate Drive Supply (DVREG)

DVREG is the supply input for the internal high-side MOSFET driver. The power for DVREG is derived from the output of the internal regulator (REG). Connect DVREG to REG externally. We recommend the use of an RC ( $1 \Omega$ and $0.47 \mu \mathrm{~F}$ ) filter from REG to DVREG to filter the noise generated by the switching of the charge pump. In the MAX5082, the high-side drive supply is generated using the internal charge pump along with the bootstrap diode and capacitor. In the MAX5083, the high-side MOSFET driver supply is generated using only the bootstrap diode and capacitor.

## Error Amplifier

The output of the internal error amplifier (COMP) is available for frequency compensation (see the Compensation Design section). The inverting input is FB, the noninverting input SS, and the output COMP. The error amplifier has an 80 dB open-loop gain and a 1.8 MHz GBW product. See the Typical Operating Character-istics for the Gain and Phase vs. Frequency graph.

Oscillator/Synchronization Input (SYNC) With SYNC tied to SGND, the MAX5082/MAX5083 use their internal oscillator and switch at a fixed frequency of 250 kHz . For external synchronization, drive SYNC with an external clock from 150 kHz to 350 kHz . When driven with an external clock, the device synchronizes to the rising edge of SYNC.

## PWM Comparator/Voltage Feed-Forward

An internal 250kHz ramp generator is compared against the output of the error amplifier to generate the PWM signal. The maximum amplitude of the ramp (VRAMP) automatically adjusts to compensate for input voltage and oscillator frequency changes. This causes the $\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\text {RAMP }}$ to be a constant $10 \mathrm{~V} / \mathrm{V}$ across the input voltage range of 4.5 V to 40 V (MAX5082) or 7.5 V to 40 V (MAX5083) and the SYNC frequency range of 150 kHz to 350 kHz .

## Output Short-Circuit Protection

 (Hiccup Mode)The MAX5082/MAX5083 protects against an output short circuit by utilizing hiccup-mode protection. In hiccup mode, a series of sequential cycle-by-cycle current-limit events will cause the part to shut down and restart with a soft-start sequence. This allows the device to operate with a continuous output short circuit.

During normal operation, the current is monitored at the drain of the internal power MOSFET. When the current limit is exceeded, the internal power MOSFET turns off until the next on-cycle and a counter increments. If the counter counts four consecutive current-limit events, the device discharges the soft-start capacitor and shuts down for 512 clock periods before restarting with a soft-start sequence. Each time the power MOSFET turns on and the device does not exceed the current limit, the counter is reset.

## Thermal-Overload Protection

The MAX5082/MAX5083 feature an integrated thermaloverload protection. Thermal-overload protection limits the total power dissipation in the device and protects it in the event of an extended thermal fault condition. When the die temperature exceeds $+160^{\circ} \mathrm{C}$, an internal thermal sensor shuts down the part, turning off the power MOSFET and allowing the IC to cool. After the temperature falls by $20^{\circ} \mathrm{C}$, the part will restart with a soft-start sequence.

## Applications Information

Setting the Undervoltage Lockout When the voltage at ON/OFF rises above 1.23 V , the MAX5082/MAX5083 turns on. Connect a resistive divider from IN to ON/OFF to SGND to set the UVLO threshold (see Figure 5). First select the ON/OFF to the SGND resistor (R2) then calculate the resistor from IN to ON/OFF (R1) using the following equation:

$$
\mathrm{R} 1=\mathrm{R} 2 \times\left[\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{ON} / \overline{\mathrm{OFF}}}}-1\right]
$$

where VIN is the input voltage at which the converter turns on, $\mathrm{V}_{\mathrm{ON}} / \overline{\mathrm{OFF}}=1.23 \mathrm{~V}$ and R 2 is chosen to be less than $600 \mathrm{k} \Omega$.

If the external UVLO divider is not used, connect ON/OFF to IN directly. In this case, an internal undervoltage lockout feature monitors the supply voltage at IN and allows operation to start when IN rises above 4.1V (MAX5082) and 7.1V (MAX5083).

Setting the Output Voltage Connect a resistive divider from OUT to FB to SGND to set the output voltage (see Figure 5). First calculate the resistor from OUT to FB using the guidelines in the Compensation Design section. Once R3 is known, calculate R4 using the following equation:

# 1.5A, 40V, MAXPower Step-Down DC-DC Converters 

$$
R 4=\frac{R 3}{\left[\frac{V_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}-1\right]}
$$

where $\mathrm{V}_{\mathrm{FB}}=1.23 \mathrm{~V}$.

## Inductor Selection

Three key inductor parameters must be specified for operation with the MAX5082/MAX5083: inductance value (L), peak inductor current (IPEAK), and inductor saturation current (ISAT). The minimum required inductance is a function of operating frequency, input-to-output voltage differential, and the peak-to-peak inductor current ( $\Delta \mathrm{lP}-\mathrm{P}$ ). Higher $\Delta \mathrm{l}$ P-p allows for a lower inductor value while a lower $\Delta l p-p$ requires a higher inductor value. A lower inductor value minimizes size and cost and improves large-signal and transient response, but reduces efficiency due to higher peak currents and higher peak-to-peak output voltage ripple for the same output capacitor. On the other hand, higher inductance increases efficiency by reducing the ripple current. Resistive losses due to extra wire turns can exceed the benefit gained from lower ripple current levels especially when the inductance is increased without also allowing for larger inductor dimensions. A good compromise is to choose $\Delta l$ p_p equal to $40 \%$ of the full load current. Calculate the inductor using the following equation:

$$
L=\frac{V_{\mathrm{OUT}}\left(\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{V}_{\text {IN }} \times \mathrm{f}_{\mathrm{SW}} \times \Delta \mathrm{l}_{\mathrm{P}-\mathrm{P}}}
$$

VIN and VOUT are typical values so that efficiency is optimum for typical conditions. The switching frequency (fSW) is fixed at 250 kHz or can vary between 150 kHz and 350 kHz when synchronized to an external clock (see the Oscillator/Synchronization Input (SYNC) section). The peak-to-peak inductor current, which reflects the peak-topeak output ripple, is worst at the maximum input voltage. See the Output Capacitor Selection section to verify that the worst-case output ripple is acceptable. The inductor saturating current (ISAT) is also important to avoid runaway current during continuous output short circuit. Select an inductor with an ISAT specification higher than the maximum peak current limit of 3.5 A .

## Input Capacitor Selection

The discontinuous input current of the buck converter causes large input ripple currents and therefore the input capacitor must be carefully chosen to keep the input voltage ripple within design requirements. The input voltage ripple is comprised of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta V_{E S R}$ (caused by the ESR of
the input capacitor). The total voltage ripple is the sum of $\Delta \mathrm{V}_{\mathrm{Q}}$ and $\Delta \mathrm{V}_{\mathrm{ESR}}$. Calculate the input capacitance and ESR required for a specified ripple using the following equations:

$$
\begin{aligned}
& \text { ESR }=\frac{\Delta V_{\text {ESR }}}{\left(\text { lout_MAX }^{\Delta l_{\mathrm{P}-\mathrm{P}}} \frac{2}{2}\right)} \\
& \mathrm{C}_{\mathrm{IN}}=\frac{\text { lout_MAX } \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{\mathrm{SW}}}
\end{aligned}
$$

where

$$
\begin{gathered}
\Delta I_{P-P}=\frac{\left(V_{\text {IN }}-V_{\text {OUT }}\right) \times V_{\text {OUT }}}{V_{\text {IN }} \times f_{S W} \times L} \text { and } \\
D=\frac{V_{\text {OUT }}}{V_{\text {IN }}}
\end{gathered}
$$

IOUT_MAX is the maximum output current, $D$ is the duty cycle, and fsw is the switching frequency.
The MAX5082/MAX5083 includes internal and external UVLO hysteresis and soft-start to avoid possible unintentional chattering during turn-on. However, use a bulk capacitor if the input source impedance is high. Use enough input capacitance at lower input voltages to avoid possible undershoot below the undervoltage lockout threshold during transient loading.

Output Capacitor Selection
The allowable output voltage ripple and the maximum deviation of the output voltage during load steps determine the output capacitance and its ESR. The output ripple is mainly composed of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta \mathrm{V}$ ESR (caused by the voltage drop across the equivalent series resistance of the output capacitor). The equations for calculating the peak-to-peak output voltage ripple are:

$$
\begin{gathered}
\Delta \mathrm{V}_{\mathrm{Q}}=\frac{\Delta \mathrm{l}_{\mathrm{P}-\mathrm{P}}}{16 \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{f}_{\mathrm{SW}}} \\
\Delta \mathrm{~V}_{\mathrm{ESR}}=\mathrm{ESR} \times \Delta \mathrm{l}_{\mathrm{P}-\mathrm{P}}
\end{gathered}
$$

Normally, a good approximation of the output voltage ripple is $\Delta \mathrm{V}_{\text {RIPPLE }} \approx \Delta \mathrm{V}_{\mathrm{ESR}}+\Delta \mathrm{V}_{\mathrm{Q}}$. If using ceramic capacitors, assume the contribution to the output voltage ripple from ESR and the capacitor discharge to be

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

equal to $20 \%$ and $80 \%$, respectively. $\Delta$ lp-P is the peak-topeak inductor current (see the Input Capacitors Selection section) and fsw is the converter's switching frequency.
The allowable deviation of the output voltage during fast load transients also determines the output capacitance, its ESR, and its equivalent series inductance (ESL). The output capacitor supplies the load current during a load step until the controller responds with a greater duty cycle. The response time (tRESPONSE) depends on the closed-loop bandwidth of the converter (see the Compensation Design section). The resistive drop across the output capacitor's ESR, the drop across the capacitor's ESL ( $\Delta \mathrm{V}_{\mathrm{ESL}}$ ), and the capacitor discharge causes a voltage droop during the loadstep. Use a combination of low-ESR tantalum/aluminum electrolyte and ceramic capacitors for better transient load and voltage ripple performance. Nonleaded capacitors and capacitors in parallel help reduce the ESL. Keep the maximum output voltage deviation below the tolerable limits of the electronics being powered. Use the following equations to calculate the required ESR, ESL, and capacitance value during a load step:

$$
\begin{aligned}
\mathrm{ESR} & =\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\mathrm{I}_{\text {STEP }}} \\
\mathrm{C}_{\text {OUT }} & =\frac{\mathrm{I}_{\text {STEP }} \times t_{\text {RESPONSE }}}{\Delta \mathrm{V}_{\mathrm{Q}}} \\
\mathrm{ESL} & =\frac{\Delta \mathrm{V}_{\mathrm{ESL}} \times \mathrm{t}_{S T E P}}{I_{\text {STEP }}}
\end{aligned}
$$

where ISTEP is the load step, tSTEP is the rise time of the load step, and treSPONSE is the response time of the controller

## Compensation Design

The MAX5082/MAX5083 use a voltage-mode control scheme that regulates the output voltage by comparing the error amplifier output (COMP) with an internal ramp to produce the required duty cycle. The output lowpass LC filter creates a double pole at the resonant frequency, which has a gain drop of $-40 \mathrm{~dB} /$ decade. The error amplifier must compensate for this gain drop and phase shift to achieve a stable closed-loop system.
The basic regulator loop consists of a power modulator, an output feedback divider, and a voltage-error amplifier. The power modulator has a DC gain set by VIN/VRAMP, with a double pole and a single zero set by the output inductance (L), the output capacitance
(CoUT) (C5 in the Typical Application Circuit) and its equivalent series resistance (ESR). The power modulator incorporates a voltage feed-forward feature, which automatically adjusts for variations in the input voltage resulting in a DC gain of 10. The following equations define the power modulator:

$$
\begin{gathered}
\mathrm{G}_{\mathrm{MOD}(\mathrm{DC})}=\frac{\mathrm{V}_{I N}}{\mathrm{~V}_{\mathrm{RAMP}}}=10 \\
\mathrm{f}_{\mathrm{LC}}=\frac{1}{2 \pi \sqrt{\mathrm{~L} \mathrm{\times C}_{O U T}}} \\
\mathrm{f}_{\mathrm{ZESR}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{ESR}}
\end{gathered}
$$

The switching frequency is internally set at 250 kHz or can vary from 150 kHz to 350 kHz when driven with an external SYNC signal. The crossover frequency ( fc ), which is the frequency when the closed-loop gain is equal to unity, should be set at 15 kHz or below therefore:

$$
\mathrm{f}_{\mathrm{C}} \leq 15 \mathrm{kHz}
$$

The error amplifier must provide a gain and phase bump to compensate for the rapid gain and phase loss from the LC double pole. This is accomplished by utilizing a type 3 compensator that introduces two zeroes and 3 poles into the control loop. The error amplifier has a low-frequency pole (fp1) near the origin.
The two zeros are at:

$$
\mathrm{f}_{\mathrm{Z} 1}=\frac{1}{2 \pi \times \mathrm{R} 5 \times \mathrm{C} 7} \text { and } \mathrm{f}_{\mathrm{Z} 2}=\frac{1}{2 \pi \times(\mathrm{R} 6+\mathrm{R} 3) \times \mathrm{C} 6}
$$

and the higher frequency poles are at:

$$
\mathrm{f}_{\mathrm{P} 2}=\frac{1}{2 \pi \times \mathrm{R} 6 \times \mathrm{C} 6} \text { and } \mathrm{f}_{\mathrm{P} 3}=\frac{1}{2 \pi \times \mathrm{R} 5 \times\left(\frac{\mathrm{C} 7 \times \mathrm{C} 8}{\mathrm{C} 7+\mathrm{C} 8}\right)}
$$

Compensation When $f \boldsymbol{C}<\boldsymbol{f Z E S R}$
Figure 3 shows the error amplifier feedback as well as its gain response for circuits that use low-ESR output capacitors (ceramic). In this case fZESR occurs after fc.
$\mathrm{fZ1}$ is set to $0.8 \times \mathrm{fLC}(\mathrm{MOD})$ and $\mathrm{fZ2}$ is set to fLC to compensate for the gain and phase loss due to the double pole. Choose the inductor (L) and output capacitor (Cout) as described in the Inductor and Output Capacitor Selection section.

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters



Figure 3. Error Amplifier Compensation Circuit (Closed-Loop and Error-Amplifier Gain Plot) for Ceramic Capacitors

Pick a value for the feedback resistor R5 in Figure 3 (values between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ are adequate).
C 7 is then calculated as:

$$
\mathrm{C} 7=\frac{1}{2 \pi \times 0.8 \times \mathrm{LLC} \times \mathrm{R} 5}
$$

$\mathrm{f}_{\mathrm{C}}$ occurs between fz2 and fp2. The error-amplifier gain (GEA) at $\mathrm{f}_{\mathrm{C}}$ is due primarily to C6 and R5. Therefore, $\mathrm{GEA}(\mathrm{fC})=2 \pi \times \mathrm{fC} \times \mathrm{C} 6 \times \mathrm{R} 5$ and the modulator gain at $f_{C}$ is:

$$
\mathrm{G}_{\mathrm{MOD}(\mathrm{fC})}=\frac{\mathrm{G}_{\mathrm{MOD}(\mathrm{DC})}}{(2 \pi)^{2} \times \mathrm{L} \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{f}_{\mathrm{C}}{ }^{2}}
$$

Since $G_{E A(f C)} \times G_{M O D(f C)}=1, C 6$ is calculated by:

$$
\mathrm{C} 6=\frac{\mathrm{f}_{\mathrm{C}} \times \mathrm{L} \times \mathrm{C}_{\mathrm{OUT}} \times 2 \pi}{\mathrm{R} 5 \times \mathrm{G}_{\mathrm{MOD}(\mathrm{DC})}}
$$

$\mathrm{fP}_{2}$ is set at one-half the switching frequency (fsw). R6 is then calculated by:

$$
\mathrm{R} 6=\frac{1}{2 \pi \times \mathrm{C} 6 \times 0.5 \times \mathrm{f} \mathrm{SW}}
$$

Since R3 >> R6, R3 + R6 can be approximated as R3. R3 is then calculated as:

$$
\mathrm{R} 3 \approx \frac{1}{2 \pi \times \mathrm{f}_{\mathrm{LC}} \times \mathrm{C} 6}
$$

$\mathrm{fP}_{\mathrm{f}}$ is set at $5 \times \mathrm{ff}$. Therefore, C 8 is calculated as:

$$
\mathrm{C} 8=\frac{\mathrm{C} 7}{\left(2 \pi \times \mathrm{C} 7 \times \mathrm{R} 5 \times \mathrm{ff}_{\mathrm{P}}-1\right)}
$$

Compensation When $f \mathbf{f}>\boldsymbol{f Z E S R}$
For larger ESR capacitors such as tantalum and aluminum electrolytic ones, fZESR can occur before fc. If $\mathrm{fZESR}^{2} \mathrm{f} \mathrm{f}$, then fC occurs between fP 2 and fP 3 . $\mathrm{f}_{\mathrm{Z} 1}$ and $\mathrm{fZ2}$ remain the same as before however, fp2 is now set equal to fZESR. The output capacitor's ESR zero frequency is higher than fLC but lower than the closedloop crossover frequency. The equations that define the error amplifier's poles and zeroes (fZ1, fZ2, fp1, fp2, and $\mathrm{fp}_{3}$ ) are the same as before. However, fp2 is now lower than the closed-loop crossover frequency. Figure 4 shows the error amplifier feedback as well as its gain response for circuits that use higher-ESR output capacitors (tantalum or aluminum electrolytic).
Pick a value for the feedback resistor R5 in Figure 4 (values between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ are adequate).
C 7 is then calculated as:

$$
\mathrm{C} 7=\frac{1}{2 \pi \times 0.8 \times \mathrm{f}_{\mathrm{LC}} \times \mathrm{R} 5}
$$

The error amplifier gain between $\mathrm{fp}_{\mathrm{p}}$ and $\mathrm{fp}_{3}$ is approximately equal to R5/R6 (given that R6 << R3). R6 can then be calculated as:

$$
R 6 \approx \frac{R 5 \times 10 \times f_{L C}{ }^{2}}{f_{C} C^{2}}
$$

C6 is then calculated as:

$$
\mathrm{C} 6=\frac{\mathrm{C}_{\mathrm{OUT}} \times \mathrm{ESR}}{\mathrm{R} 6}
$$

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters



Figure 4. Error Amplifier Compensation Circuit (Closed-Loop and Error Amplifier Gain Plot) for Higher ESR Output Capacitors

Since R3 >> R6, R3 + R6 can be approximated as R3. R3 is then calculated as:

$$
\mathrm{R} 3 \approx \frac{1}{2 \pi \times \mathrm{f}_{\mathrm{LC}} \times \mathrm{C} 6}
$$

fp 3 is set at $5 \times f \mathrm{c}$. Therefore, C 8 is calculated as:

$$
\mathrm{C} 8=\frac{\mathrm{C} 7}{\left(2 \pi \times \mathrm{C} 7 \times \mathrm{R} 5 \times \mathrm{fP}_{3}-1\right)}
$$

## Power Dissipation

The MAX5082/MAX5083 is available in a thermally enhanced package and can dissipate up to 2.7 W at $\mathrm{T}_{\mathrm{A}}=$ $+70^{\circ} \mathrm{C}$. When the die temperature reaches $+160^{\circ} \mathrm{C}$, the part shuts down and is allowed to cool. After the part cools by $20^{\circ} \mathrm{C}$, the device restarts with a soft-start.

The power dissipated in the device is the sum of the power dissipated from supply current ( PQ ), transition losses due to switching the internal power MOSFET (PSW), and the power dissipated due to the RMS current through the internal power MOSFET (PMOSFET). The total power dissipated in the package must be limited such that the junction temperature does not exceed its absolute maximum rating of $+150^{\circ} \mathrm{C}$ at maximum ambient temperature. Calculate the power lost in the MAX5082/MAX5083 using the following equations:
The power loss through the switch:

$$
\begin{aligned}
& \text { PMOSFET }=I_{\text {RMS_MOSFET }}{ }^{2} \times \mathrm{R}_{\mathrm{ON}} \\
& \mathrm{I}_{\mathrm{RMS}} \mathrm{MOSFET}=\sqrt{\left[\mathrm{I}_{\mathrm{PK}}+\left(\mathrm{I}_{\mathrm{PK}} \times \mathrm{I}_{\mathrm{DC}}\right)+\mathrm{I}^{2} \mathrm{DC}\right] \times \frac{\mathrm{D}}{3}} \\
& \mathrm{I}_{\mathrm{PK}}=\mathrm{I}_{\mathrm{OUT}}+\frac{\Delta \mathrm{I}_{\mathrm{P}-\mathrm{P}}}{2} \\
& \mathrm{I}_{\mathrm{DC}}=\mathrm{I}_{\mathrm{OUT}}-\frac{\Delta \mathrm{I}_{\mathrm{P}-\mathrm{P}}}{2}
\end{aligned}
$$

RON is the on-resistance of the internal power MOSFET (see the Electrical Characteristics).
The power loss due to switching the internal MOSFET:

$$
P_{S W}=\frac{V_{\text {IN }} \times I_{\text {OUT }} \times\left(t_{R} \times t_{F}\right) \times f_{\text {SW }}}{4}
$$

where $t_{R}$ and $t_{F}$ are the rise and fall times of the internal power MOSFET measured at LX.
The power loss due to the switching supply current (ISW):

$$
P Q=V_{I N} \times I S W
$$

## The total power dissipated in the device will be:

PTOTAL $=$ PMOSFET + PSW $+\mathrm{PQ}^{\text {P }}$

Chip Information
TRANSISTOR COUNT: 4300
PROCESS: BiCMOS/DMOS

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

Typical Application Circuits


Figure 5. MAX5082 Typical Application Circuit


Figure 6. MAX5083 Typical Application Circuit

### 1.5A, 40V, MAXPower Step-Down DC-DC Converters



Pin Configurations

TOP VIEW


### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


### 1.5A, 40V, MAXPower Step-Down DC-DC Converters

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | EXPOSED PAD VARIATIONS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. | 16L 5x5 |  |  | 20L 5x5 |  |  | 28L 5x5 |  |  | 32L 5x5 |  |  | 40L 5x5 |  |  | $\begin{aligned} & \text { PKG. } \\ & \text { CODES } \end{aligned}$ | D2 |  |  | E2 |  |  | $\frac{\mathrm{L}}{ \pm 0.15}$ | DOWN <br> BONDS <br> ALLOWED |  |
| SYMBOL | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |  |  |  |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | T1655-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |  |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | T1655-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | YES |  |
| A3 | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | T1655N-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |  |
| b | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.15 | 0.20 | 0.25 | T2055-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |  |
| D | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | T2055-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | YES |  |
| E | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 12055-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | * | YES |  |
| e | 0.80 BSC. |  |  | 0.65 BSC. |  |  | 0.50 BSC. |  |  | 0.50 BSC. |  |  | 0.40 BSC. |  |  | T2055- | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | 0.35 | 0.45 | T2055-5 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | 0.40 | YES |  |
| L | 0.30 | 0.40 | 0.50 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.40 | 0.50 | 0.60 | T2855-1 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | ** | NO |  |
| L1 | - | - | - | - | - | - | - | - | - | - | - | - | 0.30 | 0.40 | 0.50 | T2855-2 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | ** | NO |  |
| N | 16 |  |  | 20 |  |  | 28 |  |  | 32 |  |  | 40 |  |  | T2855-3 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | ** | YES |  |
| ND | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  | 10 |  |  | T2855-4 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | ** | YES |  |
| NE | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  | 10 |  |  | T2855-5 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | ** | NO |  |
| JEDEC | WHHB |  |  | WHHC |  |  | WHHD-1 |  |  | WHHD-2 |  |  | ----- |  |  | T2855-6 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | ** | NO |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | T2855-7 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | ** | YES |  |
| NOTES. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | T2855-8 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | 0.40 | YES |  |
| 1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | T2855N-1 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | ** | NO |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | T3255-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |  |
| 3. N IS THE TOTAL NUMBER OF TERMINALS. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | T3255-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | YES |  |
| THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | T3255-4 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | T3255N-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | T4055-1 | 3.20 | 3.30 | 3.40 | 3.20 | 3.30 | 3.40 | ** | YES |  |
| $\triangle$ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN <br> 0.25 mm AND 0.30 mm FROM TERMINAL TIP. <br> $\triangle$ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. <br> 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. <br> 8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. <br> 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-1, T2855-3, AND T2855-6. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10. WARPAGE SHALL NOT EXCEED 0.10 mm . <br> 11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY. <br> 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY. <br> 13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", $\pm 0.05$. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | TT난 PACKAGE OUTLINE, <br> $16,20,28,32,40 \mathrm{~L}$ THIN QFN, $5 \times 5 \times 0.8 \mathrm{~mm}$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | APMOVM |  | $\begin{gathered} \hline \text { DOCUMENT CONTROLNO. } \\ 21-0140 \\ \hline \end{gathered}$ |  |  | Raser  <br> H $2 / 2$ |  |  |

