

FEATURES

- Dual 12-bit/14-bit, 2-channel ADC**
- True bipolar analog inputs**
- Programmable input ranges:**
 - ± 10 V, ± 5 V, 0 V to 10 V
 - ± 12 V with 3 V external reference
- Throughput rate: 1 MSPS**
- Simultaneous conversion with read in less than 1 μ s**
- High analog input impedance**
- Low current consumption:**
 - 8.3 mA typical in normal mode
 - 320nA typical in shutdown mode
- AD7366**
 - 72 dB SNR at 50 kHz input frequency
 - 12-bit no missing codes
- AD7367**
 - 76 dB SNR at 50 kHz input frequency
 - 14-bit no missing codes
- Accurate on-chip reference: 2.5 V $\pm 0.2\%$**
- -40°C to $+85^{\circ}\text{C}$ operation**
- High speed serial interface**
 - SPI-/QSPI™-/MICROWIRE™-/DSP-compatible
- iCMOS[®] process technology**
- Available in a 24-lead TSSOP**

GENERAL DESCRIPTION

The AD7366/AD7367¹ are dual, 12/14-bit, high speed, low power, successive approximation analog-to-digital converters (ADCs) that feature throughput rates up to 1 MSPS. The device contains two ADCs, each preceded by a 2-channel multiplexer, and a low noise, wide bandwidth track-and-hold amplifier.

The AD7366/AD7367 are fabricated on the Analog Devices, Inc. industrial CMOS process (iCMOS^{®2}), which is a technology platform combining the advantages of low and high voltage CMOS. The process allows the AD7366/AD7367 to accept high voltage bipolar signals in addition to reducing power consumption and package size. The AD7366/AD7367 can accept true bipolar analog input signals in the ± 10 V range, ± 5 V range, and 0 V to 10 V range.

The AD7366/AD7367 have an on-chip 2.5 V reference that can be disabled to allow the use of an external reference. If a 3 V reference is applied to the D_{CAP}A and D_{CAP}B pins, the AD7366/AD7367 can accept a true bipolar ± 12 V analog input. Minimum ± 12 V V_{DD} and V_{SS} supplies are required for the ± 12 V input range.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

PRODUCT HIGHLIGHTS

1. The AD7366/AD7367 can accept true bipolar analog input signals, as well as ± 10 V, ± 5 V, ± 12 V (with external reference), and 0 V to +10 V unipolar signals.
2. Two complete ADC functions allow simultaneous sampling and conversion of two channels.
3. 1 MSPS serial interface; SPI-/QSPI-/DSP-/MICROWIRE-compatible interface.

Table 1. Related Products

Device	Resolution	Throughput Rate	Number of Channels
AD7366	12-Bit	1 MSPS	Dual, 2-channel
AD7366-5	12-Bit	500 kSPS	Dual, 2-channel
AD7367	14-Bit	1 MSPS	Dual, 2-channel
AD7367-5	14-Bit	500 kSPS	Dual, 2-channel

¹ Protected by U.S. Patent No. 6,731,232.

² iCMOS Process Technology. For analog systems designers within industrial/instrumentation equipment OEMs who need high performance ICs at higher voltage levels, iCMOS is a technology platform that enables the development of analog ICs capable of 30 V and operating at ± 15 V supplies while allowing dramatic reductions in power consumption and package size, and increased ac and dc performance.

TABLE OF CONTENTS

Features	1	Typical Connection Diagram	18
Functional Block Diagram	1	Driver Amplifier Choice	19
General Description	1	Reference	19
Product Highlights	1	Modes of Operation	20
Revision History	2	Normal Mode.....	20
Specifications.....	3	Shutdown Mode	21
Timing Specifications	7	Power-Up Times.....	21
Absolute Maximum Ratings.....	8	Serial Interface	22
ESD Caution.....	8	Microprocessor Interfacing.....	24
Pin Configuration and Function Descriptions.....	9	AD7366/AD7367 to ADSP-218x.....	24
Typical Performance Characteristics	11	AD7366/AD7367 to ADSP-BF53x.....	24
Terminology	14	AD7366/AD7367 to TMS320VC5506.....	25
Theory of Operation	16	AD7366/AD7367 to DSP563xx.....	25
Circuit Information.....	16	Application Hints	27
Converter Operation.....	16	Layout and Grounding	27
Analog Inputs.....	16	Outline Dimensions	28
Transfer Function	17	Ordering Guide	28

REVISION HISTORY

5/07—Revision 0: Initial Version

SPECIFICATIONS

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $AV_{CC} = DV_{CC} = 4.75\text{ V}$ to 5.25 V , $V_{DD} = 11.5\text{ V}$ to 16.5 V , $V_{SS} = -16.5\text{ V}$ to -11.5 V , $V_{DRIVE} = 2.7\text{ V}$ to 5.25 V , $f_{\text{SAMPLE}} = 1.12\text{ MSPS}$, $f_{\text{CLK}} = 48\text{ MHz}$, $V_{\text{REF}} = 2.5\text{ V}$ internal/external, $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted.

Table 2. AD7366

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE					
Signal-to-Noise Ratio (SNR) ¹	70	72		dB	$f_N = 50\text{ kHz}$ sine wave
Signal-to-Noise + Distortion Ratio (SINAD) ¹	70	71		dB	
Total Harmonic Distortion (THD) ¹		-85	-78	dB	
Spurious-Free Dynamic Range (SFDR) ¹		-87	-78	dB	
Intermodulation Distortion (IMD) ¹					$f_a = 49\text{ kHz}$, $f_b = 51\text{ kHz}$
Second-Order Terms		-88		dB	
Third-Order Terms		-88		dB	
Channel-to-Channel Isolation ¹		-90		dB	
SAMPLE AND HOLD					
Aperture Delay ²			10	ns	
Aperture Jitter ²		40		ps	
Aperture Delay Matching ²		± 100		ps	
Full Power Bandwidth		35		MHz	@ 3 dB, $\pm 10\text{ V}$ range
		8		MHz	@ 0.1 dB, $\pm 10\text{ V}$ range
DC ACCURACY					
Resolution	12			Bits	
Integral Nonlinearity (INL) ¹		± 0.5	± 1	LSB	
Differential Nonlinearity (DNL) ¹		± 0.25	± 0.5	LSB	Guaranteed no missed codes to 12 bits
Positive Full-Scale Error ¹		± 1	± 7	LSB	$\pm 5\text{ V}$ and $\pm 10\text{ V}$ analog input range
		± 1	± 6	LSB	0 V to 10 V analog input range
Positive Full-Scale Error Match ¹		± 1.5		LSB	Matching from ADC A to ADC B
		± 0.1		LSB	Channel to channel matching for ADC A and ADC B
Zero Code Error ¹		± 0.5	± 3	LSB	$\pm 5\text{ V}$ and $\pm 10\text{ V}$ analog input range
		± 1	± 6	LSB	0 V to 10 V analog input range
Zero Code Error Match ¹		± 1.5		LSB	Matching from ADC A to ADC B
		± 0.1		LSB	Channel-to-channel matching for ADC A and ADC B
Negative Full-Scale Error ¹		± 1	± 7	LSB	$\pm 5\text{ V}$ and $\pm 10\text{ V}$ analog input range
		± 1	± 6	LSB	0 V to 10 V analog input range
Negative Full-Scale Error Match ¹		± 1.5		LSB	Matching from ADC A to ADC B
		± 0.1		LSB	Channel-to-channel matching for ADC A and ADC B
ANALOG INPUT					
Input Voltage Ranges (Programmed via RANGE Pins)			± 10	V	
			± 5	V	
			0 to 10	V	
DC Leakage Current		± 0.01	± 1	μA	
Input Capacitance		9		pF	When in track, $\pm 10\text{ V}$ range
		13		pF	When in track, $\pm 5\text{ V}$ or 0 V to 10 V range
Input Impedance		260		k Ω	For $\pm 10\text{ V}$ @ 1 MSPS
		2.5		M Ω	For $\pm 10\text{ V}$ @ 100 kSPS
		125		k Ω	For $\pm 5\text{ V}/0\text{ V}$ to 10 V @ 1 MSPS
		1.2		M Ω	For $\pm 5\text{ V}/0\text{ V}$ to 10 V @ 100 kSPS

AD7366/AD7367

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE INPUT/OUTPUT					
Reference Output Voltage ³	2.495	2.5	2.505	V	±0.2% max @ 25°C
Long-Term Stability		150		ppm	For 1000 hours
Output Voltage Hysteresis ¹		50		ppm	
Reference Input Voltage Range	2.5		3.0	V	
DC Leakage Current		±0.01	±1	μA	External reference applied to Pin D _{CAP} A/Pin D _{CAP} B
Input Capacitance		25		pF	±5 V and ±10 V analog input range
		17		pF	0 V to 10 V analog input range
D _{CAP} A, D _{CAP} B Output Impedance		7		Ω	
Reference Temperature Coefficient		6	25	ppm/°C	
V _{REF} Noise		20		μV rms	Bandwidth = 3 kHz
LOGIC INPUTS					
Input High Voltage, V _{INH}	0.7 × V _{DRIVE}			V	
Input Low Voltage, V _{INL}		±0.01	+0.8	V	
Input Current, I _{IN}			±1	μA	V _{IN} = 0 V or V _{DRIVE}
Input Capacitance, C _{IN} ²		6		pF	
LOGIC OUTPUTS					
Output High Voltage, V _{OH}	V _{DRIVE} - 0.2			V	
Output Low Voltage, V _{OL}			0.4	V	
Floating State Leakage Current		±0.01	±1	μA	
Floating State Output Capacitance ²		8		pF	
CONVERSION RATE					
Conversion Time			610	ns	
Track/Hold Acquisition Time ²			140	ns	Full-scale step input
Throughput Rate			1.12	MSPS	For 4.75 V ≤ V _{DRIVE} ≤ 5.25 V, f _{SCLK} = 48 MHz
		1		MSPS	For 2.7 V ≤ V _{DRIVE} < 4.75 V, f _{SCLK} = 35 MHz
POWER REQUIREMENTS					
V _{CC}	4.75		5.25	V	Digital Inputs = 0 V or V _{DRIVE} See Table 7
V _{DD}	+11.5		+16.5	V	See Table 7
V _{SS}	-16.5		-11.5	V	See Table 7
V _{DRIVE}	2.7		5.25	V	
Normal Mode (Static)					
I _{DD}		370	550	μA	V _{DD} = +16.5 V
I _{SS}		40	60	μA	V _{SS} = -16.5 V
I _{CC}		1.5	1.8	mA	V _{CC} = 5.5 V
Normal Mode (Operational)					
I _{DD}		1.8	2.0	mA	f _S = 1.12 MSPS V _{DD} = +16.5 V
I _{SS}		1.5	1.6	mA	V _{SS} = -16.5 V
I _{CC}		5	5.6	mA	V _{CC} = 5.25 V, internal reference enabled
Shutdown Mode					
I _{DD}		0.01	1	μA	V _{DD} = +16.5 V
I _{SS}		0.01	1	μA	V _{SS} = -16.5 V
I _{CC}		0.3	2	μA	V _{CC} = 5.25 V
Power Dissipation					
Normal Mode (Operational)					
			88.8	mW	V _{DD} = +16.5 V, V _{SS} = -16.5 V, V _{CC} = 5.25 V, f _S = 1.12 MSPS
		50		mW	±10 V input range, f _S = 1.12 MSPS,
		70		mW	±5 V and 0 V to 10 V input range, f _S = 1.12 MSPS
Shutdown Mode					
		1.9	43.5	μW	V _{DD} = +16.5 V, V _{SS} = -16.5 V, V _{CC} = 5.25 V

¹ See the Terminology section.

² Sample tested during initial release to ensure compliance.

³ Refers to Pin D_{CAP}A or Pin D_{CAP}B specified for 25°C.

$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $AV_{CC} = DV_{CC} = 4.75\text{ V}$ to 5.25 V , $V_{DD} = 11.5\text{ V}$ to 16.5 V , $V_{SS} = -16.5\text{ V}$ to -11.5 V , $V_{DRIVE} = 2.7\text{ V}$ to 5.25 V , $f_{SAMPLE} = 1\text{ MSPS}$, $f_{SCLK} = 48\text{ MHz}$, $V_{REF} = 2.5\text{ V}$ internal/external, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.

Table 3. AD7367

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE					$f_{IN} = 50\text{ kHz}$ sine wave
Signal-to-Noise Ratio (SNR) ¹	74	76		dB	
Signal-to-Noise + Distortion Ratio (SINAD) ¹	73	75		dB	
Total Harmonic Distortion (THD) ¹		-84	-78	dB	
Spurious-Free Dynamic Range (SFDR) ¹		-87	-79	dB	
Intermodulation Distortion (IMD) ¹					$f_a = 49\text{ kHz}$, $f_b = 51\text{ kHz}$
Second-Order Terms		-91		dB	
Third-Order Terms		-89		dB	
Channel-to-Channel Isolation ¹		-90		dB	
SAMPLE AND HOLD					
Aperture Delay ²			10	ns	
Aperture Jitter ²		40		ps	
Aperture Delay Matching ²		± 100		ps	
Full Power Bandwidth		35		MHz	@ 3 dB, $\pm 10\text{ V}$ range
		8		MHz	@ 0.1 dB, $\pm 10\text{ V}$ range
DC ACCURACY					
Resolution	14			Bits	
Integral Nonlinearity (INL) ¹		± 2	± 3.5	LSB	
Differential Nonlinearity (DNL) ¹		± 0.5	± 0.90	LSB	Guaranteed no missed codes to 14 bits
Positive Full-Scale Error ¹		± 4	± 20	LSB	$\pm 5\text{ V}$ and $\pm 10\text{ V}$ analog input range
		± 5	± 20	LSB	0 V to 10 V analog input range
Positive Full-Scale Error Match ¹		± 3		LSB	Matching from ADC A to ADC B
		± 0.2		LSB	Channel to channel matching for ADC A and ADC B
Zero Code Error ¹		± 1	± 10	LSB	$\pm 5\text{ V}$ and $\pm 10\text{ V}$ analog input range
		± 5	± 20	LSB	0 V to 10 V analog input range
Zero Code Error Match ¹		± 3		LSB	Matching from ADC A to ADC B
		± 0.2		LSB	Channel to channel matching for ADC A and ADC B
Negative Full-Scale Error ¹		± 4	± 20	LSB	$\pm 5\text{ V}$ and $\pm 10\text{ V}$ analog input range
		± 5	± 20	LSB	0 V to 10 V analog input range
Negative Full-Scale Error Match ¹		± 3		LSB	Matching from ADC A to ADC B
		± 0.2		LSB	Channel-to-channel matching for ADC A and ADC B
ANALOG INPUT					
Input Voltage Ranges (Programmed via RANGE Pins)			± 10	V	
			± 5	V	
			0 to 10	V	See Table 7
DC Leakage Current		± 0.01	± 1	μA	
Input Capacitance		9		pF	When in track, $\pm 10\text{ V}$ range
		13		pF	When in track, $\pm 5\text{ V}$ or 0 V to 10 V range
Input Impedance		260		k Ω	For $\pm 10\text{ V}$ @ 1 MSPS
		2.5		M Ω	For $\pm 10\text{ V}$ @ 100 kSPS
		125		k Ω	For $\pm 5\text{ V}/0\text{ V}$ to 10 V @ 1 MSPS
		1.2		M Ω	For $\pm 5\text{ V}/0\text{ V}$ to 10 V @ 100 kSPS

AD7366/AD7367

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE INPUT/OUTPUT					
Reference Output Voltage ³	2.495	2.5	2.505	V	±0.2% max @ 25°C
Long-Term Stability		150		ppm	For 1000 hours
Output Voltage Hysteresis ¹		50		ppm	
Reference Input Voltage Range	2.5		3.0	V	
DC Leakage Current		±0.01	±1	µA	External reference applied to D _{CAP} A/Pin D _{CAP} B
Input Capacitance		25		pF	±5 V and ±10 V analog input range
		17		pF	0 V to 10 V analog input range
D _{CAP} A, D _{CAP} B Output Impedance		7		Ω	
Reference Temperature Coefficient		6	25	ppm/°C	
V _{REF} Noise		20		µV rms	Bandwidth = 3 kHz
LOGIC INPUTS					
Input High Voltage, V _{INH}	0.7 × V _{DRIVE}			V	
Input Low Voltage, V _{INL}			0.8	V	
Input Current, I _{IN}		±0.01	±1	µA	V _{IN} = 0 V or V _{DRIVE}
Input Capacitance, C _{IN} ²		6		pF	
LOGIC OUTPUTS					
Output High Voltage, V _{OH}	V _{DRIVE} – 0.2			V	
Output Low Voltage, V _{OL}			0.4	V	
Floating State Leakage Current		±0.01	±1	µA	
Floating State Output Capacitance ²		8		pF	
CONVERSION RATE					
Conversion Time			680	ns	
Track/Hold Acquisition Time ²			140	ns	Full-scale step input;
Throughput Rate			1	MSPS	For 4.75 V ≤ V _{DRIVE} ≤ 5.25 V, f _{SCLK} = 48 MHz
		900		kSPS	For 2.7 V ≤ V _{DRIVE} < 4.75 V, f _{SCLK} = 35 MHz
POWER REQUIREMENTS					
V _{CC}	4.75		5.25	V	Digital Inputs = 0 V or V _{DRIVE} See Table 7
V _{DD}	+11.5		+16.5	V	See Table 7
V _{SS}	–16.5		–11.5	V	See Table 7
V _{DRIVE}	2.7		5.25	V	
Normal Mode (Static)					
I _{DD}		370	550	µA	V _{DD} = +16.5 V
I _{SS}		40	60	µA	V _{SS} = –16.5 V
I _{CC}		1.5	1.8	mA	V _{CC} = 5.5 V
Normal Mode (Operational)					
I _{DD}		1.8	2.0	mA	f _S = 1 MSPS V _{DD} = +16.5 V
I _{SS}		1.5	1.6	mA	V _{SS} = –16.5 V
I _{CC}		5	5.6	mA	V _{CC} = 5.25 V, internal reference enabled
Shutdown Mode					
I _{DD}		0.01	1	µA	V _{DD} = +16.5 V
I _{SS}		0.01	1	µA	V _{SS} = –16.5 V
I _{CC}		0.3	2	µA	V _{CC} = 5.25 V
Power Dissipation					
Normal Mode (Operational)					
		80.7	88.8	mW	V _{DD} = +16.5 V, V _{SS} = –16.5 V, V _{CC} = 5.25 V
		50		mW	±10 V input range, f _S = 1 MSPS
		70		mW	±5 V and 0 V to 10 V input range, f _S = 1 MSPS
Shutdown Mode					
		1.9	43.5	µW	V _{DD} = +16.5 V, V _{SS} = –16.5 V, V _{CC} = 5.25 V

¹ See the Terminology section.

² Sample tested during initial release to ensure compliance.

³ Refers to Pin D_{CAP}A or Pin D_{CAP}B.

TIMING SPECIFICATIONS

$AV_{CC} = DV_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$, $V_{DD} = 11.5 \text{ V to } 16.5 \text{ V}$, $V_{SS} = -16.5 \text{ V to } -11.5 \text{ V}$, $V_{DRIVE} = 2.7 \text{ V to } 5.25 \text{ V}$, $T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted.¹

Table 4.

Parameter	Limit at T_{MIN}, T_{MAX}		Unit	Test Conditions/Comments
	$2.7 \text{ V} \leq V_{DRIVE} < 4.75 \text{ V}$	$4.75 \text{ V} \leq V_{DRIVE} \leq 5.25 \text{ V}$		
$t_{CONVERT}$	680	680	ns max	Conversion time, internal clock. \overline{CONVST} falling edge to \overline{BUSY} falling edge
	610	610	ns max	For the AD7367
f_{SCLK}	10	10	kHz min	Frequency of serial read clock
	35	48	MHz max	
t_{QUIET}	30	30	ns min	Minimum quiet time required between the end of serial read and the start of the next conversion
t_1	10	10	ns min	Minimum \overline{CONVST} low pulse
t_2	40	40	ns min	\overline{CONVST} falling edge to \overline{BUSY} rising edge
t_3	0	0	ns min	\overline{BUSY} falling edge to MSB valid once \overline{CS} is low for t_4 prior to \overline{BUSY} going low
t_4	10	10	ns max	Delay from \overline{CS} falling edge until Pin 1 (D_{OUTA}) and Pin 23 (D_{OUTB}) are three-state disabled
t_5^2	20	14	ns max	Data access time after SCLK falling edge
t_6	7	7	ns min	SCLK to data valid hold time
t_7	$0.3 \times t_{SCLK}$	$0.3 \times t_{SCLK}$	ns min	SCLK low pulse width
t_8	$0.3 \times t_{SCLK}$	$0.3 \times t_{SCLK}$	ns min	SCLK high pulse width
t_9	10	10	ns max	\overline{CS} rising edge to D_{OUTA} , D_{OUTB} , high impedance
$t_{POWER-UP}$	70	70	μs	Power up time from shutdown mode; time required between \overline{CONVST} rising edge and \overline{CONVST} falling edge

¹ Sample tested during initial release to ensure compliance. All input signals are specified with $t_R = t_F = 5 \text{ ns}$ (10% to 90% of V_{DRIVE}) and timed from a voltage level of 1.6 V. All timing specifications given are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used. See the Terminology section and Figure 25.

² The time required for the output to cross is 0.4 V or 2.4 V.

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
V _{DD} to AGND, DGND	−0.3 V to +16.5 V
V _{SS} to AGND, DGND	−16.5 V to +0.3 V
V _{DRIVE} to DGND	−0.3 V to DV _{CC}
V _{DD} to AV _{CC}	(V _{CC} − 0.3 V) to +16.5 V
AV _{CC} to AGND, DGND	−0.3 V to +7 V
DV _{CC} to AV _{CC}	−0.3 V to +0.3 V
DV _{CC} to DGND	−0.3 V to +7 V
V _{DRIVE} to AGND	−0.3 V to DV _{CC}
AGND to DGND	−0.3 V to +0.3 V
Analog Input Voltage to AGND	V _{SS} − 0.3 V to V _{DD} + 0.3 V
Digital Input Voltage to DGND	−0.3 V to V _{DRIVE} + 0.3 V
Digital Output Voltage to GND	−0.3 V to V _{DRIVE} + 0.3 V
D _{CAPB} , D _{CAPB} Input to AGND	−0.3 V to AV _{CC} + 0.3 V
Input Current to Any Pin Except Supplies ¹	±10 mA
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
TSSOP Package	
θ _{JA} Thermal Impedance	128°C/W
θ _{JC} Thermal Impedance	42°C/W
Pb-free Temperature, Soldering	
Reflow	260(+0)°C
ESD	1.5 kV

¹ Transient currents of up to 100 mA will not cause latch-up.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 23	D _{OUTA} , D _{OUTB}	Serial Data Outputs. The data output is supplied to each pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input and 12 SCLK cycles are required to access the data from the AD7366 while 14 SCLK cycle are required for the AD7367. The data simultaneously appears on both pins from the simultaneous conversions of both ADCs. The data stream consists of the 12 bits of conversion data for the AD7366 and 14 bits for the AD7367 and is provided MSB first. If \overline{CS} is held low for a further 12 SCLK cycles for the AD7366 or 14 SCLK cycles for the AD7367, on either D _{OUTA} or D _{OUTB} , the data from the other ADC follows on that D _{OUT} pin. This allows data from a simultaneous conversion on both ADCs to be gathered in serial format on either D _{OUTA} or D _{OUTB} using only one serial port. See the Serial Interface section for more information.
2	V _{DRIVE}	Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. This pin should be decoupled to DGND. The voltage range on this pin is 2.7 V to 5.25 V and may be different to the voltage at AV _{CC} and DV _{CC} , but should never exceed either by more than 0.3 V. To achieve a throughput rate of 1.12 MSPS for the AD7366 or 1 MSPS for the AD7367, V _{DRIVE} must be greater than or equal to 4.75 V.
3	DV _{CC}	Digital Supply Voltage, 4.75 V to 5.25 V. The DV _{CC} and AV _{CC} voltages should ideally be at the same potential. For best performance, it is recommended that the DV _{CC} and AV _{CC} pins be shorted together, to ensure that the voltage difference between them never exceeds 0.3 V even on a transient basis. This supply should be decoupled to DGND. Place 10 μ F and 100 nF decoupling capacitors on the DV _{CC} pin.
4, 5	RANGE1, RANGE0	Analog Input Range Selection, Logic Inputs. The polarity on these pins determines the input range of the analog input channels. See the Analog Inputs section and Table 8 for details.
6	ADDR	Multiplexer Select, Logic Input. This input is used to select the pair of channels to be simultaneously converted, either Channel 1 of both ADC A and ADC B, or Channel 2 of both ADC A and ADCB. The logic state on this pin is latched on the rising edge of BUSY to set up the multiplexer for the next conversion.
7, 17	AGND	Analog Ground. Ground reference point for all analog circuitry on the AD7366/AD7367. All analog input signals and any external reference signal should be referred to this AGND voltage. Both AGND pins should connect to the AGND plane of a system. The AGND and DGND voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
8	AV _{CC}	Analog Supply Voltage, 4.75 V to 5.25 V. This is the supply voltage for the ADC cores. The AV _{CC} and DV _{CC} voltages should ideally be at the same potential. For best performance, it is recommended that the DV _{CC} and AV _{CC} pins be shorted together, to ensure that the voltage difference between them never exceeds 0.3 V even on a transient basis. This supply should be decoupled to AGND. Place 10 μ F and 100 nF decoupling capacitors on the AV _{CC} pin.
9, 16	D _{CAP} A, D _{CAP} B	Decoupling Capacitor Pins. Decoupling capacitors are connected to these pins to decouple the reference buffer for each respective ADC. For best performance, it is recommended to use a 680 nF decoupling capacitor on these pins. Provided the output is buffered, the on-chip reference can be taken from these pins and applied externally to the rest of a system.
10	V _{SS}	Negative Power Supply Voltage. This is the negative supply voltage for the high voltage analog input structure of the AD7366/AD7367. The supply must be less than a maximum voltage of -11.5 V for all input ranges. See Table 7 for further details. Place 10 μ F and 100 nF decoupling capacitors on the V _{SS} pin.
11, 12	V _{A1} , V _{A2}	Analog Inputs of ADC A. These are both single-ended analog inputs. The analog input range on these channels is determined by the RANGE0 and RANGE1 pins.
13, 14	V _{B2} , V _{B1}	Analog Inputs of ADC B. These are both single-ended analog inputs. The analog input range on these channels is determined by the RANGE0 and RANGE1 pins.
15	V _{DD}	Positive Power Supply Voltage. This is the positive supply voltage for the high voltage analog input structure AD7366/AD7367. The supply must be greater than a minimum voltage of 11.5 V for all the analog input ranges. See Table 7 for further details. Place 10 μ F and 100 nF decoupling capacitors on the V _{DD} pin.

AD7366/AD7367

Pin No.	Mnemonic	Description
18	REFSEL	Internal/External Reference Selection, Logic Input. If this pin is tied to logic high, the on-chip 2.5 V reference is used as the reference source for both ADC A and ADC B. In addition, Pin D_{CAPA} and Pin D_{CAPB} must be tied to decoupling capacitors. If the REFSEL pin is tied to GND, an external reference can be supplied to the AD7366/AD7367 through the D_{CAPA} and/or D_{CAPB} pins.
19	\overline{CS}	Chip Select, Active Low Logic Input. This input frames the serial data transfer. When \overline{CS} is logic low, the output bus is enabled and the conversion result is output on D_{OUTA} and D_{OUTB} .
20	SCLK	Serial Clock, Logic Input. A serial clock input provides the SCLK for accessing the data from the AD7366/AD7367.
21	\overline{CNVST}	Conversion Start; Logic Input. This pin is edge triggered. On the falling edge of this input, the track/hold goes into hold mode and the conversion is initiated. If \overline{CNVST} is low at the end of a conversion, the part goes into power-down mode. In this case, the rising edge of \overline{CNVST} instructs the part to power up again.
22	BUSY	Busy Output. BUSY transitions high when a conversion is started and remains high until the conversion is complete.
24	DGND	Digital Ground. This is the ground reference point for all digital circuitry on the AD7366/AD7367. The DGND pin should connect to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis.

TYPICAL PERFORMANCE CHARACTERISTICS

T_A = 25°C, unless otherwise noted.




Figure 3. AD7367 Typical DNL

06703-003




Figure 6. THD vs. Analog Input Frequency

06703-006




Figure 4. AD7367 Typical INL

06703-004




Figure 7. THD vs. Analog Input Frequency for Various Source Impedances

06703-007




Figure 5. AD7367 FFT

06703-005




Figure 8. SINAD vs. Analog Input Frequency

06703-008




Figure 9. Channel-to-Channel Isolation




Figure 11. PSRR vs. Supply Ripple Frequency Without Supply Decoupling




Figure 10. Histogram of Codes for 200k Samples




Figure 12. Analog Input Current vs. Throughput Rate




Figure 13. V_{REF} vs. Reference Output Current Drive

06703-013




Figure 15. Power vs. Sampling Frequency in Normal Mode

06703-017




Figure 14. D_{OUT} Source Current vs. $(V_{CC} - V_{OUT})$ and D_{OUT} Sink Current vs. V_{OUT}

06703-014

TERMINOLOGY

Differential Nonlinearity (DNL)

DNL is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Integral Nonlinearity (INL)

INL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a single (1) LSB point below the first code transition and full scale, a point 1 LSB above the last code transition.

Zero Code Error

It is the deviation of the midscale transition (all 1s to all 0s) from the ideal V_{IN} voltage, that is, $AGND - \frac{1}{2}$ LSB for bipolar ranges and $2 \times V_{REF} - 1$ LSB for the unipolar range.

Positive Full-Scale Error

It is the deviation of the last code transition (011...110) to (011...111) from the ideal (that is, $+4 \times V_{REF} - 1$ LSB or $+2 \times V_{REF} - 1$ LSB) after the zero code error has been adjusted out.

Negative Full-Scale Error

This is the deviation of the first code transition (10...000) to (10...001) from the ideal (that is, $-4 \times V_{REF} + 1$ LSB, $-2 \times V_{REF} + 1$ LSB, or $AGND + 1$ LSB) after the zero code error has been adjusted out.

Zero Code Error Match

This is the difference in zero code error across all 12 channels.

Positive Full-Scale Error Match

The difference in positive full-scale error across all channels.

Negative Full-Scale Error Match

The difference in negative full-scale error across all channels.

Track-and-Hold Acquisition Time

The track-and-hold amplifier returns to track mode at the end of a conversion. Track-and-hold acquisition time is the time required for the output of the track-and-hold amplifier to reach its final value, within $\pm \frac{1}{2}$ LSB, after the end of conversion.

Signal-to-Noise (+ Distortion) Ratio (SINAD)

This ratio is the measured ratio of signal-to-noise (+ distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process: the more levels, the smaller the quantization noise. The theoretical signal-to-noise (+ distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

$$\text{Signal-to-Noise (+ Distortion)} = (6.02N + 1.76) \text{ dB}$$

Thus, for a 12-bit converter, this is 74 dB.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental. For the AD7366/AD7367, it is defined as:

$$\text{THD(dB)} = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where:

V_1 is the rms amplitude of the fundamental.

V_2 , V_3 , V_4 , V_5 , and V_6 are the rms amplitudes of the second through the sixth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic, or spurious noise, is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_s/2$, excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum. However, for ADCs where the harmonics are buried in the noise floor, it is a noise peak.

Channel-to-Channel Isolation

Channel-to-channel isolation is a measure of the level of crosstalk between any two channels when operating in any of the input ranges. It is measured by applying a full-scale, 150 kHz sine wave signal to all unselected input channels and determining how much that signal is attenuated in the selected channel with a 50 kHz signal. The figure given is the typical across all four channels for the AD7366/AD7367 (see the Typical Performance Characteristics section for more information).

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, f_a and f_b , any active device with nonlinearities creates distortion products at the sum, and different frequencies of $m f_a \pm n f_b$ where m , $n = 0, 1, 2, 3$, and so on. Intermodulation distortion terms are those for which neither m nor n is equal to zero. For example, the second-order terms include $(f_a + f_b)$ and $(f_a - f_b)$, while the third-order terms include $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$ and $(f_a - 2f_b)$.

The AD7366/AD7367 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second-order terms are usually distanced in frequency from the original sine waves, while the third-order terms are usually at a frequency close to the input frequencies. As a result, the second- and third-order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification, where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in decibels.

Power Supply Rejection Ration (PSRR)

Variations in power supply affect the full-scale transition but not the converter's linearity. PSRR is the maximum change in the full-scale transition point due to a change in power supply voltage from the nominal value (see Figure 11).

Thermal Hysteresis

Thermal hysteresis is defined as the absolute maximum change of reference output voltage after the device is cycled through temperature from either

$$T_HYS+ = +25^{\circ}\text{C to } T_{MAX} \text{ to } +25^{\circ}\text{C}$$

or

$$T_HYS- = +25^{\circ}\text{C to } T_{MIN} \text{ to } +25^{\circ}\text{C}$$

It is expressed in ppm using the following equation:

$$V_{HYS} (ppm) = \left| \frac{V_{REF}(25^{\circ}\text{C}) - V_{REF}(T_HYS)}{V_{REF}(25^{\circ}\text{C})} \right| \times 10^6$$

where:

$V_{REF}(25^{\circ}\text{C})$ is V_{REF} at 25°C .

$V_{REF}(T_HYS)$ is the maximum change of V_{REF} at T_HYS+ or T_HYS- .

THEORY OF OPERATION

CIRCUIT INFORMATION

The AD7366/AD7367 are fast, dual, 2-channel, 12-/14-bit, bipolar input, simultaneous sampling, serial ADCs. The AD7366/AD7367 can accept bipolar input ranges of ± 10 V and ± 5 V. It can also accept a 0 V to 10 V unipolar input range. The AD7366/AD7367 requires V_{DD} and V_{SS} dual supplies for the high voltage analog input structure. These supplies must be equal to or greater than 11.5 V. See Table 7 for the minimum requirements on these supplies for each analog input range. The AD7366/AD7367 require a low voltage of 4.75 V to 5.25 V V_{CC} supply to power the ADC core.

Table 7. Reference and Supply Requirements for Each Analog Input Range

Selected Analog Input Range (V)	Reference Voltage (V)	Full-Scale Input Range (V)	AV_{CC} (V)	Minimum V_{DD}/V_{SS} (V)
± 10	2.5	± 10	5	± 11.5
	3.0	± 12	5	± 12
± 5	2.5	± 5	5	± 11.5
	3.0	± 6	5	± 11.5
0 to 10	2.5	0 to 10	5	± 11.5
	3.0	0 to 12	5	± 12

The AD7366/AD7367 contain two on-chip, track-and-hold amplifiers, two successive approximation ADCs, and a serial interface with two separate data output pins. It is housed in a 24-lead TSSOP, offering the user considerable space-saving advantages over alternative solutions. The AD7366/AD7367 require a \overline{CNVST} signal to start conversion. On the falling edge of \overline{CNVST} both track-and-holds are placed into hold mode and the conversions are initiated. The BUSY signal goes high to indicate that the conversions are taking place. The clock source for each successive approximation ADC is provided by an internal oscillator. The BUSY signal goes low to indicate the end of conversion. On the falling edge of BUSY, the track-and-hold returns to track mode. Once the conversion is finished, the serial clock input accesses data from the part.

The AD7366/AD7367 have an on-chip 2.5 V reference that can be disabled when an external reference is preferred. If the internal reference is to be used elsewhere in a system, then the output from D_{CAPA} and D_{CAPB} must first be buffered. On power-up, the REFSEL pin must be tied to either a high or low logic state to select either the internal or external reference option. If the internal reference is the preferred option, the user must tie the REFSEL pin logic high. Alternatively, if REFSEL is tied to GND then an external reference can be supplied to both ADCs through D_{CAPA} and D_{CAPB} pins.

The analog inputs are configured as two single-ended inputs for each ADC. The various different input voltage ranges can be selected by programming the RANGE bits as shown in Table 8.

CONVERTER OPERATION

The AD7366/AD7367 have two successive approximation ADCs, each based around two capacitive DACs. Figure 16 and Figure 17 show simplified schematics of an ADC in acquisition and conversion phases. The ADC is comprised of control logic, a SAR, and a capacitive DAC. In Figure 16 (the acquisition phase), SW2 is closed and SW1 is in Position A, the comparator is held in a balanced condition, and the sampling capacitor arrays acquire the signal on the input.




Figure 16. ADC Acquisition Phase

When the ADC starts a conversion (see Figure 17), SW2 opens and SW1 moves to Position B, causing the comparator to become unbalanced. The control logic and the charge redistribution DAC is used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is balanced again, the conversion is complete. The control logic generates the ADC output code.




Figure 17. ADC Conversion Phase

ANALOG INPUTS

Each ADC in the AD7366/AD7367 has two single-ended analog inputs. Figure 18 shows the equivalent circuit of the analog input structure of the AD7366/AD7367. The two diodes provide ESD protection. Care must be taken to ensure that the analog input signals never exceed the supply rails by more than 300 mV. This causes these diodes to become forward-biased and starts conducting current into the substrate. These diodes can conduct up to 10 mA without causing irreversible damage to the part. The resistors are lumped components made up of the on resistance of the switches. The value of these resistors is typically about 170 Ω . Capacitor C1 can primarily be attributed to pin capacitance while Capacitor C2 is the sampling capacitor of the ADC. The total lumped capacitance of C1 and C2 is approximately 9 pF for the ± 10 V input range and approximately 13 pF for all other input ranges.




Figure 18. Equivalent Analog Input Structure

The AD7366/AD7367 can handle true bipolar input voltages. The analog input can be set to one of three ranges: ± 10 V, ± 5 V, or 0 V to 10 V. The logic levels on Pin RANGE0 and Pin RANGE1 determine which input range is selected as outlined in Table 8. These range bits should not be changed during the acquisition time prior to a conversion, but can change at any other time.

Table 8. Analog Input Range Selection

RANGE1	RANGE0	Range Selected
0	0	± 10 V
0	1	± 5 V
1	0	0 V to 10 V
1	1	Do not program

The AD7366/AD7367 require V_{DD} and V_{SS} dual supplies for the high voltage analog input structures. These supplies must be equal to or greater than ± 11.5 V. See Table 7 for the requirements on these supplies. The AD7366/AD7367 require a low voltage 4.75 V to 5.25 V AV_{CC} supply to power the ADC core, a 4.75 V to 5.25 V DV_{CC} supply for digital power, and a 2.7 V to 5.25 V V_{DRIVE} supply for interface power.

Channel selection is made via the ADDR pin as shown in Table 9. The logic level on the ADDR pin is latched on the rising edge of the BUSY signal for the next conversion, not the one in progress. When power is first supplied to the AD7366/AD7367 the default channel selection is V_{A1} and V_{B1} .

Table 9. Channel Selection

ADDR	Channels Selected
0	V_{A1}, V_{B1}
1	V_{A2}, V_{B2}

TRANSFER FUNCTION

The output coding of the AD7366/AD7367 is twos complement. The designed code transitions occur at successive integer LSB values (that is, 1 LSB, 2 LSB, and so on). The LSB size is dependent on the analog input range selected. The ideal transfer characteristic is shown in Figure 19.

Table 10. LSB Sizes for Each Analog Input Range

Input Range	AD7366		AD7367	
	Full-Scale Range	LSB Size (mV)	Full-Scale Range	LSB Size (mV)
± 10 V	20 V/4096	4.88	20 V/16384	1.22
± 5 V	10 V/4096	2.44	10 V/16384	0.61
0 V to 10 V	10 V/4096	2.44	10 V/16384	0.61




Figure 19. Transfer Characteristic

Track-and-Hold

The track-and-hold on the analog input of the AD7366/AD7367 allows the ADC to accurately convert an input sine wave of full-scale amplitude to 12-/14-bit accuracy. The input bandwidth of the track-and-hold is greater than the Nyquist rate of the ADC. The AD7366/AD7367 can handle frequencies up to 35 MHz.

The track-and-hold enters its tracking mode once the BUSY signal goes low after the \overline{CS} falling edge. The time required to acquire an input signal depends on how quickly the sampling capacitor is charged. With zero source impedance, 140 ns is sufficient to acquire the signal to the 12-bit for the AD7366 and the 14-bit level for the AD7367. The acquisition time for the ± 10 V, ± 5 V, and 0 V to +10 V ranges to settle to within $\pm 1/2$ LSB is typically 140 ns. The ADC goes back into hold mode on the falling edge of \overline{CNVST} .

The acquisition time required is calculated using the following formula:

$$t_{ACQ} = 10 \times ((R_{SOURCE} + R) C)$$

where:

C is the sampling capacitance.

R is the resistance seen by the track-and-hold amplifier looking at the input.

R_{SOURCE} should include any extra source impedance on the analog input.

AD7366/AD7367

Unlike other bipolar ADCs, the AD7366/AD7367 do not have a resistive analog input structure. On the AD7366/AD7367, the bipolar analog signal is sampled directly onto the sampling capacitor. This gives the AD7366/AD7367 high analog input impedance. The analog input impedance can be calculated from the following formula:

$$Z = 1/(f_s \times C_s)$$

where:

f_s is the sampling frequency.

C_s is the sampling capacitor value.

C_s depends on the analog input range chosen (see the Analog Inputs section). When operating at 1 MSPS, the analog input impedance is typically 260 k Ω for the ± 10 V range. As the sampling frequency is reduced, the analog input impedance further increases. As the analog input impedance increases, the current required to drive the analog input therefore decreases (see Figure 7 for more information).

TYPICAL CONNECTION DIAGRAM

Figure 20 shows a typical connection diagram for the AD7366/AD7367. In this configuration, the AGND pin is connected to the analog ground plane of the system, and the DGND pin is connected to the digital ground plane of the system. The analog inputs on the AD7366/AD7367 accept bipolar single-ended signals. The AD7366/AD7367 can operate with either an internal or an external reference. In Figure 20, the AD7366/AD7367 is configured to operate with the internal 2.5 V reference. A 680 nF decoupling capacitor is required when operating with the internal reference.

The AV_{DD} and DV_{DD} pins are connected to a 5 V supply voltage. The V_{DD} and V_{SS} are the dual supplies for the high voltage analog input structures. The voltage on these pins must be equal to or greater than ± 11.5 V (see Table 8 for more information). The V_{DRIVE} pin is connected to the supply voltage of the microprocessor. The voltage applied to the V_{DRIVE} input controls the voltage of the serial interface. V_{DRIVE} can be set to 3 V or 5 V.




Figure 20. Typical Connection Diagram Using Internal Reference

06703-022

DRIVER AMPLIFIER CHOICE

The AD7366/AD7367 have a total of four analog inputs, which operate in single-ended mode. Both ADC's analog inputs can be programmed to one of the three analog input ranges. In applications where the signal source is high impedance, it is recommended to buffer the signal before applying it to the ADC analog inputs. Figure 21 shows the configuration of the AD7366/AD7367 in single-ended mode.

In applications where the THD and SNR are critical specifications, the analog input of the AD7366/AD7367 should be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC and can necessitate the use of an input buffer amplifier.

When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance depends on the amount of THD that can be tolerated in the application. The THD increases as the source impedance increases and performance degrades. Figure 7 shows THD vs. the analog input frequency for various source impedances. Depending on the input range and analog input configuration selected, the AD7366/AD7367 can handle source impedances as illustrated in Figure 7.

Due to the programmable nature of the analog inputs on the AD7366/AD7367, the choice of op amp used to drive the inputs is a function of the particular application and depends on the analog input voltage ranges selected.

The driver amplifier must be able to settle for a full-scale step to a 14-bit level, 0.0061%, in less than the specified acquisition time of the AD7366/AD7367. An op amp such as the [AD8021](#) meets this requirement when operating in single-ended mode. The AD8021 needs an external compensating NPO type of capacitor. The [AD8022](#) can also be used in high frequency applications where a dual version is required. For lower frequency applications, recommended op amps are the [AD797](#), [AD845](#), and [AD8610](#).




Figure 21. Typical Connection Diagram with the AD8021 for Driving the Analog Input

V_{DRIVE}

The AD7366/AD7367 also have a V_{DRIVE} feature to control the voltage at which the serial interface operates. V_{DRIVE} allows the ADC to easily interface to both 3 V and 5 V processors. For example, if the AD7366/AD7367 was operated with a V_{CC} of 5 V, the V_{DRIVE} pin could be powered from a 3 V supply, allowing a large dynamic range with low voltage digital processors. Thus, the AD7366/AD7367 could be used with the ± 10 V input range while still being able to interface to 3 V digital parts.

To achieve the maximum throughput rate of 1.12 MSPS for the AD7366 or 1 MSPS for the AD7367, V_{DRIVE} must be greater than or equal to 4.75 V, see Table 2 and Table 3. The maximum throughput rate with the V_{DRIVE} voltage set to less than 4.75 V and greater than 2.7 V is 1 MSPS for the AD7366 and 900 kSPS for the AD7367.

REFERENCE

The AD7366/AD7367 can operate with either the internal 2.5 V on-chip reference or an externally applied reference. The logic state of the REFSEL pin determines whether the internal reference is used. The internal reference is selected for both ADC when the REFSEL pin is tied to logic high. If the REFSEL pin is tied to GND then an external reference can be supplied through the D_{CAPA} and D_{CAPB} pins. On power-up, the REFSEL pin must be tied to either a low or high logic state for the part to operate. Suitable reference sources for the AD7366/AD7367 include [AD780](#), [AD1582](#), [ADR431](#), [REF193](#), and [ADR391](#).

The internal reference circuitry consists of a 2.5 V band gap reference and a reference buffer. When operating the AD7366/AD7367 in internal reference mode, the 2.5 V internal reference is available at the D_{CAPA} and D_{CAPB} pins, which should be decoupled to AGND using a 680 nF capacitor. It is recommended that the internal reference be buffered before applying it elsewhere in the system. The internal reference is capable of sourcing up to 150 μ A with an analog input range of ± 10 V and 70 μ A for both the ± 5 V and 0 V to 10 V ranges.

If the internal reference operation is required for the ADC conversion, the REFSEL pin must be tied to logic high on power-up. The reference buffer requires 70 μ s to power up and charge the 680 nF decoupling capacitor during the power-up time.

The AD7366/AD7367 is specified for a 2.5 V to 3 V reference range. When a 3 V reference is selected, the ranges are ± 12 V, ± 6 V, and 0 V to +12 V. For these ranges, the V_{DD} and V_{SS} supply must be equal to or greater than the +12 V and -12 V respectively.

MODES OF OPERATION

The mode of operation of the AD7366/AD7367 is selected by the (logic) state of the $\overline{\text{CNVST}}$ signal at the end of a conversion. There are two possible modes of operation: normal mode and shutdown mode. These modes of operation are designed to provide flexible power management options, which can be chosen to optimize the power dissipation/throughput rate ratio for differing application requirements.

NORMAL MODE

Normal mode is intended for applications needing fast throughput rates because the user does not have to worry about any power-up times (with the AD7366/AD7367 remaining fully powered at all times). Figure 22 shows the general mode of operation of the AD7366 in normal mode, while Figure 23 illustrates normal mode for the AD7367.

The conversion is initiated on the falling edge of $\overline{\text{CNVST}}$ as described in the Circuit Information section. To ensure that the part remains fully powered up at all times, $\overline{\text{CNVST}}$ must be at logic state high prior to the BUSY signal going low. If $\overline{\text{CNVST}}$ is at logic state low when the BUSY signal goes low, the analog circuitry powers down and the part ceases converting. The BUSY signal remains high for the duration of the conversion. The $\overline{\text{CS}}$ pin must be brought low to bring the data bus out of

three-state, subsequently 12 SCLK cycles are required to read the conversion result from the AD7366 while 14 SCLK cycles are required to read from the AD7367. The D_{OUT} lines return to three-state when $\overline{\text{CS}}$ is brought high only. If $\overline{\text{CS}}$ is left low for a further 12 SCLK cycles for the AD7366 or 14 SCLK cycles for the AD7367, the result from the other on chip ADC is also accessed on the same D_{OUT} line, as shown in Figure 27 and Figure 28 (see the Serial Interface section).

Once 24 SCLK cycles have elapsed for the AD7366 and 28 SCLK cycles for the AD7367, the D_{OUT} line returns to three-state when $\overline{\text{CS}}$ is brought high and not on the 24th or 28th SCLK falling edge. If $\overline{\text{CS}}$ is brought high prior to this, the D_{OUT} line returns to three-state at that point. Thus, $\overline{\text{CS}}$ must be brought high once the read is completed, as the bus does not automatically return to three-state upon completion of the dual result read.

Once a data transfer is complete and D_{OUTA} and D_{OUTB} have returned to three-state, another conversion can be initiated after the quiet time, t_{QUIET} , has elapsed by bringing $\overline{\text{CNVST}}$ low again.




Figure 22. Normal Mode Operation for the AD7366




Figure 23. Normal Mode Operation for the AD7367

SHUTDOWN MODE

Shutdown mode is intended for use in applications where slow throughput rates are required. Shutdown mode is suited to applications where a series of conversions performed at a relatively high throughput rate are followed by a long period of inactivity and thus, shutdown. When the AD7366/AD7367 is in full power-down, all analog circuitry is powered down. The falling edge of $\overline{\text{CNVST}}$ initiates the conversion. The BUSY output subsequently goes high to indicate that the conversion is in progress. Once the conversion is completed, the BUSY output returns low. If the $\overline{\text{CNVST}}$ signal is at logic low when BUSY goes low then the part enters shutdown at the end of the conversion phase. While the part is in shutdown mode the digital output code from the last conversion on each ADC can still be read from the D_{OUT} pins. To read the D_{OUT} data, $\overline{\text{CS}}$ must be brought low as described in the Serial Interface section. The D_{OUT} pins return to three-state once $\overline{\text{CS}}$ is brought back to logic high.

To exit full power-down and to power up the AD7366/AD7367, a rising edge of $\overline{\text{CNVST}}$ is required. After the required power-up time has elapsed, $\overline{\text{CNVST}}$ may be brought low again to initiate another conversion, as shown in Figure 24 (see the Power-Up Times section for power-up times associated with the AD7366/AD7367).

POWER-UP TIMES

The AD7366/AD7367 have one power down mode, which has already been described in detail in the Shutdown Mode section. This section deals with the power-up time required when coming out of this mode. It should be noted that the power-up times (as explained in this section) apply with the recommended capacitors in place on the D_{CAPA} and D_{CAPB} pins. To power up from shutdown, $\overline{\text{CNVST}}$ must be brought high and remain high for a minimum of 70 μs , as shown in Figure 24.

When power supplies are first applied to the AD7366/AD7367, the ADC can power up with $\overline{\text{CNVST}}$ in either the low or high logic state. Before attempting a valid conversion, $\overline{\text{CNVST}}$ must be brought high and remain high for the recommended power-up time of 70 μs . Then $\overline{\text{CNVST}}$ can be brought low to initiate a conversion. With the AD7366/AD7367 no dummy conversion is required before valid data can be read from the D_{OUT} pins. If it is intended to place the part in shutdown mode when the supplies are first applied, then the AD7366/AD7367 must be powered up and a conversion initiated. However, $\overline{\text{CNVST}}$ should remain in the logic low state and when the BUSY signal goes low, the part enters shutdown.

Once supplies are applied to the AD7366/AD7367, sufficient time must be allowed for any external reference to power up and to charge the various reference buffer decoupling capacitors to their final values.




Figure 24. Autoshutdown Mode for AD7366

06703-026

SERIAL INTERFACE

Figure 25 and Figure 26 show the detailed timing diagram for serial interfacing to the AD7366 and the AD7367. On the falling edge of $\overline{\text{CNVST}}$ the AD7366/AD7367 simultaneously converts the selected channels. These conversions are performed using the on-chip oscillator. After the falling edge of $\overline{\text{CNVST}}$ the $\overline{\text{BUSY}}$ signal goes high, indicating the conversion has started. It returns low once the conversion has been completed. The data can now be read from the D_{OUT} pins.

$\overline{\text{CS}}$ and SCLK signals are required to transfer data from the AD7366/AD7367. The AD7366/AD7367 have two output pins corresponding to each ADC. Data can be read from the AD7366/AD7367 using both D_{OUTA} and D_{OUTB} . Alternatively, a single output pin of the user's choice can be used. The SCLK input signal provides the clock source for the serial interface. The $\overline{\text{CS}}$ goes low to access data from the AD7366/AD7367. The falling edge of $\overline{\text{CS}}$ takes the bus out of three-state and clocks out the MSB of the conversion result. The data stream consists of 12 bits of data for the AD7366 and 14 bits of data for the AD7367, MSB first. The first bit of the conversion result is valid on the first SCLK falling edge after the $\overline{\text{CS}}$ falling edge. The subsequent 11-/13-bits of data for the AD7366/AD7367 respectively are clocked out on the falling edge of the SCLK signal. A minimum of 12 clock pulses must be provided to AD7366 to access each conversion result, while a minimum of 14 clock pulses must be provided to AD7367 to access the conversion result. Figure 25 shows how a 12 SCLK read is used to access the conversion results while Figure 26 illustrates the case for the AD7367 with a 14 SCLK read.

On the rising edge of $\overline{\text{CS}}$, the conversion is terminated and D_{OUTA} and D_{OUTB} go back into three-state. If $\overline{\text{CS}}$ is not brought high, but is instead held low for a further 12 SCLK cycles for the AD7366 or 14 SCLK cycles for the AD7367, on either D_{OUTA} or D_{OUTB} , the data from the other ADC follows on the D_{OUT} pin. This is illustrated in Figure 27 and Figure 28 where the case for D_{OUTA} is shown. In this case, the D_{OUT} line in use goes back into three-state on the rising edge of $\overline{\text{CS}}$.

If the falling edge of SCLK coincides with the falling edge of $\overline{\text{CS}}$, then the falling edge of SCLK is not acknowledged by the AD7366/AD7367, and the next falling edge of the SCLK is the first registered after the falling edges of the $\overline{\text{CS}}$.

The $\overline{\text{CS}}$ pin can be brought low before the $\overline{\text{BUSY}}$ signal goes low indicating the end of a conversion. Once $\overline{\text{CS}}$ is at a logic low state the data bus is brought out of three-state. This feature can be utilized to ensure that the MSB is valid on the falling edge of $\overline{\text{BUSY}}$ by bring $\overline{\text{CS}}$ low a minimum of t_4 nanoseconds before the $\overline{\text{BUSY}}$ signal goes low. The dotted $\overline{\text{CS}}$ line in Figure 22 and Figure 23 illustrates this.

Alternatively, the $\overline{\text{CS}}$ pin can be tied to a low logic state continuously. Now the D_{OUT} pins never enter three-state and the data bus is continuously active. Under these conditions, the MSB of the conversion result for the AD7366/AD7367 is available on the falling edge of the $\overline{\text{BUSY}}$ signal. The next most significant bit is available on the first SCLK falling edge after the $\overline{\text{BUSY}}$ signal has gone low. This mode of operation enables the user to read the MSB as soon as it is made available by the converter.




Figure 25. Serial Interface Timing Diagram for the AD7366




Figure 26. Serial Interface Timing Diagram for the AD7367




Figure 27. Reading Data from Both ADCs on One D_{OUT} Line with 24 SCLKs for the AD7366

067703-030




Figure 28. Reading Data from Both ADCs on One D_{OUT} Line with 28 SCLKs for the AD7367

067703-030

MICROPROCESSOR INTERFACING

The serial interface on the AD7366/AD7367 allows the parts to be directly connected to a range of different microprocessors. This section explains how to interface the AD7366/AD7367 with some more common microcontrollers and DSP serial interface protocols.

AD7366/AD7367 TO ADSP-218x

The ADSP-218x family of DSPs interfaces directly to the AD7366/AD7367 without any glue logic required. The V_{DRIVE} pin of the AD7366/AD7367 takes the same supply voltage as that of the ADSP-218x. This allows the ADC to operate at a higher supply voltage than its serial interface and therefore, the ADSP-218x, if necessary. This example shows both D_{OUTA} and D_{OUTB} of the AD7366/AD7367 connected to both serial ports of the ADSP-218x. The SPORT0 and SPORT1 control registers should be set up as shown in Table 11 and Table 12.


Table 11. SPORT0 Control Register Setup

Setting	Description
TFSW = RFSW = 1	Alternate framing
INVRFS = INVTFS = 1	Active low frame signal
DTYPE = 00	Right justify data
SLEN = 1111	16-bit data-word (or can be set to 1101 for 14-bit data-word)
ISCLK = 1	Internal serial clock
TFSR = RFSR = 1	Frame every word
IRFS = 0	
ITFS = 1	

Table 12. SPORT1 Control Register Setup

Setting	Description
TFSW = RFSW = 1	Alternate framing
INVRFS = INVTFS = 1	Active low frame signal
DTYPE = 00	Right justify data
SLEN = 1111	16-bit data-word (or can be set to 1101 for 14-bit data-word)
ISCLK = 0	External serial clock
TFSR = RFSR = 1	Frame every word
IRFS = 0	
ITFS = 1	

The connection diagram is shown in Figure 29. The ADSP-218x has the TFS0 and RFS0 of the SPORT0 and the RFS1 of SPORT1 tied together. TFS0 is set as an output, and both RFS0 and RFS1 are set as inputs. The DSP operates in alternate framing mode, and the SPORT control register is set up as described in Table 13 and Table 14. The frame synchronization signal generated on the TFS is tied to \overline{CS} .




*ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 29. Interfacing the AD7366/AD7367 to the ADSP-218x

The AD7366/AD7367 BUSY line provides an interrupt to the ADSP-218x when the conversion is complete. The conversion results can then be read from the AD7366/AD7367 using a read operation. When an interrupt is received on IRQ from the BUSY signal, a value is transmitted with TFS/DT (ADC control word). The TFS is used to control the RFS and, hence, the reading of data.

AD7366/AD7367 TO ADSP-BF53x

The ADSP-BF53x family of DSPs interfaces directly to the AD7366/AD7367 without any glue logic required. The availability of secondary receive registers on the serial ports of the Blackfin® DSPs means only one serial port is necessary to read from both D_{OUTA} and D_{OUTB} pins simultaneously. Figure 30 shows both D_{OUTA} and D_{OUTB} of the AD7366/AD7367 connected to Serial Port 0 of the ADSP-BF53x. The SPORT0 Receive Configuration 1 register and SPORT0 Receive Configuration 2 register should be set up as outlined in Table 13 and Table 14.



*ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 30. Interfacing the AD7366/AD7367 to the ADSP-BF53x

Table 13. The SPORT0 Receive Configuration 1 Register (SPORT0_RCR1)

Setting	Description
RCKFE = 1	Sample data with falling edge of RSCLK
LRFS = 1	Active low frame signal
RFSR = 1	Frame every word
IRFS = 1	Internal RFS used
RLSBIT = 0	Receive MSB first
RDTYPE = 00	Zero fill
IRCLK = 1	Internal receive clock
RSPEN = 1	Receive enabled
SLEN = 1111	16-bit data-word (or can be set to 1101 for 14-bit data-word)
TFSR = RFSR = 1	

Table 14. The SPORT0 Receive Configuration 2 Register (SPORT0_RCR2)

Setting	Description
RXSE = 1	Secondary side enabled
SLEN = 1111	16-bit data-word (or can be set to 1101 for 14-bit data-word)


AD7366/AD7367 TO TMS320VC5506

The serial interface on the TMS320VC5506 uses a continuous serial clock and frame synchronization signals to synchronize the data transfer operations with peripheral devices like the AD7366/AD7367. The CS input allows easy interfacing between the TMS320VC5506 and the AD7366/AD7367 without any glue logic required. The serial ports of the TMS320VC5506 are set up to operate in burst mode with internal CLKX0 (TX serial clock on Serial Port 0) and FSX0 (TX frame sync from Serial Port 0). The serial port control registers (SPC) must be setup as shown in Table 15.

Table 15. Serial Port Control Register Set Up

SPC	FO	FSM	MCM	TXM
SPC0	0	1	1	1
SPC1	0	1	0	0

The connection diagram is shown in Figure 31. The V_{DRIVE} pin of the AD7366/AD7367 takes the same supply voltage as that of the TMS320VC5506. This allows the ADC to operate at a higher voltage than its serial interface and, therefore, the TMS320VC5506, if necessary.



*ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 31. Interfacing the AD7366/AD7367 to the TMS320VC5506

As with the previous interfaces, conversion can be initiated from the TMS320VC5506 or from an external source, and the processor is interrupted when the conversion sequence is completed.

AD7366/AD7367 TO DSP563xx

The connection diagram in Figure 32 shows how the AD7366/AD7367 can be connected to the enhanced synchronous serial interface (ESSI) of the DSP563xx family of DSPs from Motorola. There are two on-board ESSIs, and each is operated in synchronous mode (Bit SYN = 1 in the CRB register) with internally generated word length frame sync for both TX and RX (Bit FSL1 = 0 and Bit FSL0 = 0 in the CRB register).

Normal operation of the ESSI is selected by making MOD = 0 in the CRB register. Set the word length to 16 by setting Bit WL1 = 1 and Bit WL0 = 0 in the CRA register. The FSP bit in the CRB register should be set to 1 so that the frame sync is negative.

AD7366/AD7367

In the example shown in Figure 32, the serial clock is taken from the ESSI0 so the SCK0 pin must be set as an output (SCKD = 1) while the SCK1 pin is set as an input (SCKD = 0). The frame sync signal is taken from SC02 on ESSI0, so SCD2 = 1, while on ESSI1, SCD2 = 0; therefore, SC12 is configured as an input. The V_{DRIVE} pin of the AD7366/AD7367 takes the same supply voltage as that of the DSP563xx. This allows the ADC to operate at a higher voltage than its serial interface and, therefore, the DSP563xx, if necessary.




Figure 32. Interfacing the AD7366/AD7367 to the DSP563xx

APPLICATION HINTS

LAYOUT AND GROUNDING

The printed circuit board that houses the AD7366/AD7367 should be designed so that the analog and digital sections are confined to their own separate areas of the board. This design facilitates the use of ground planes that can be easily separated.

To provide optimum shielding for ground planes, a minimum etch technique is generally the best option. All AGND pins on the AD7366/AD7367 should be connected to the AGND plane. Digital and analog ground pins should be joined in only one place. If the AD7366/AD7367 are in a system where multiple devices require an AGND and DGND connection, the connection should still be made at only one point. A star point should be established as close as possible to the ground pins on the AD7366/AD7367.


Good connections should be made to the power and ground planes. This can be done with a single via or multiple vias for each supply and ground pin.

Avoid running digital lines under the AD7366/AD7367 devices because this couples noise onto the die. However, the analog ground plane should be allowed to run under the AD7366/AD7367 to avoid noise coupling. The power supply lines to the AD7366/AD7367 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line.

To avoid radiating noise to other sections of the board, components, such as clocks, with fast switching signals should be shielded with digital ground and should never be run near the analog inputs. Avoid crossover of digital and analog signals. To reduce the effects of feedthrough within the board, traces should be run at right angles to each other. A microstrip technique is the best method, but its use may not be possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, and signals are placed on the other side.

Good decoupling is also important. All analog supplies should be decoupled with 10 μF tantalum capacitors in parallel with 0.1 μF capacitors to AGND. To achieve the best results from these decoupling components, they must be placed as close as possible to the device, ideally right up against the device. The 0.1 μF capacitors should have a low effective series resistance (ESR) and low effective series inductance (ESI), such as is typical of common ceramic and surface mount types of capacitors. These low ESR, low ESI capacitors provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AD

Figure 33. 24-Lead Thin Shrink Small Outline Package [TSSOP] (RU-24)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7366BRUZ ¹	-40°C to +85°C	24-Lead Thin Shrink Small Outline Package	RU-24
AD7366BRUZ-RL7 ¹	-40°C to +85°C	24-Lead Thin Shrink Small Outline Package	RU-24
AD7366BRUZ-500RL7 ¹	-40°C to +85°C	24-Lead Thin Shrink Small Outline Package	RU-24
AD7367BRUZ ¹	-40°C to +85°C	24-Lead Thin Shrink Small Outline Package	RU-24
AD7367BRUZ-500RL7 ¹	-40°C to +85°C	24-Lead Thin Shrink Small Outline Package	RU-24
AD7367BRUZ-RL7 ¹	-40°C to +85°C	24-Lead Thin Shrink Small Outline Package	RU-24
EVAL-AD7366CBZ		Evaluation Board	
EVAL-AD7367CBZ		Evaluation Board	
EVAL-CONTROL BRD2		Control Board	

¹ Z = RoHS Compliant Part.