### INTEGRATED CIRCUITS

# DATA SHEET

### **74LVC74A**

Dual D-type flip-flop with set and reset; positive-edge trigger

**Product specification** IC24 Data Handbook 1998 Jun 17







**Philips** 

**Philips Semiconductors Product Specification** 

### Dual D-type flip-flop with set and reset; positive-edge trigger

**74LVC74A** 

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Output drive capability 50 Ω transmission lines @ 85°C

#### DESCRIPTION

The 74LVC74A is a high-performance, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL

The 74LVC74A is a dual positive edge triggered, D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set  $(\overline{S}_D)$  and  $(\overline{R}_D)$ inputs; also complementary Q and  $\overline{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action in all data inputs makes the circuit highly tolerant to slower clock rise and fall times.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t₽HL/t₽LH	Propagation delay nCP to nQ, n $\overline{Q}$ n $\overline{S}_D$ to nQ, n $\overline{Q}$ n $\overline{R}_D$ to nQ, n $\overline{Q}$ n $\overline{R}_D$ to nQ, n $\overline{Q}$	C <sub>L</sub> = 50 pF; V <sub>CC</sub> = 3.3 V	3.6 3.5 3.5	ns
f <sub>max</sub>	Maximum clock frequency		250	MHz
C <sub>I</sub>	Input capacitance		5.0	pF
C <sub>PD</sub>	Power dissipation capacitance per flip-flop	Notes 1 and 2	30	pF


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum_i (C_L \times V_{CC}^2 \times f_o) + \sum_i (V_O^2/R_L) \times \text{duty factor LOW, where:}$   $f_i = \text{input features in MHz; } C_L = \text{output load capacity in PF;}$ 

  - $f_0$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;
  - $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$
- 2. The condition is  $V_I = GND$  to  $V_{CC}$


#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
14-Pin Plastic SO	-40°C to +85°C	74LVC74A D	74LVC74A D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC74A DB	74LVC74A DB	SOT337-1
14-Pin Plastic TSSOP Type I	–40°C to +85°C	74LVC74A PW	74LVC74APW DH	SOT402-1

#### **PIN CONFIGURATION**



#### LOGIC SYMBOL (IEEE/IEC)



Philips Semiconductors **Product Specification** 


### Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 13	1R <sub>D</sub> , 2R <sub>D</sub>	Asynchronous reset-direct input (active LOW)
2, 12	1D, 2D	Data inputs
3, 11	1CP, 2CP	Clock input (LOW-to-HIGH, edge triggered)
4, 10	1S <sub>D</sub> , 2S <sub>D</sub>	Asynchronous set-direct input (active LOW)
5, 9	1Q, 2Q	True flip-flop outputs
6, 8	1\overline{Q}, 2\overline{Q}	Complement flip-flop outputs
7	GND	Ground (0 V)
14	V <sub>CC</sub>	Positive supply voltage

#### **LOGIC SYMBOL**



#### **FUNCTION TABLE**

	INPL	OUTPUTS			
S <sub>D</sub>	$\overline{R}_D$	СР	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н	Н

	INP	OUTPUTS			
S <sub>D</sub>	$\overline{R}_{D}$	СР	D	Q <sub>n+1</sub>	$\overline{Q}_{n+1}$
Н	H ↑ L		L	Н	
Н	Н	1	Н	Н	L

#### NOTES:


H = HIGH voltage level L = LOW voltage level

X = don"t care

↑ = LOW-to-HIGH CP transition

 $Q_{n+1}$  = state after the next LOW-to-HIGH CP transition

#### **FUNCTIONAL DIAGRAM**



1998 Jun 17


Downloaded from Elcodis.com electronic components distributor

Philips Semiconductors Product Specification

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

#### LOGIC DIAGRAM (ONE FLIP-FLOP)



#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIM	UNIT		
O I MIBOL	TANAMETER	CONDITIONS	MIN	MAX	0	
V <sub>CC</sub>	DC supply voltage (for max. speed performance)		2.7	3.6	V	
\vec	DC supply voltage (for low-voltage applications)		1.2	3.6	v	
VI	DC input voltage range		0	5.5	V	
Vo	DC output voltage range		0	V <sub>CC</sub>	V	
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C	
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V	

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	$V_I < 0$	-50	mA
VI	DC input voltage	Note 2	-0.5 to +5.5	V
I <sub>OK</sub>	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
Vo	DC output voltage	Note 2	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>O</sub>	DC output source or sink current	$V_O = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

#### NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Philips Semiconductors Product Specification

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			L	. I		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	40°C to ⋅	+85°C	UNIT
			MIN	TYP1	MAX	
V	HICH level leput voltage	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0			l <sup>v</sup> l
V	LOW level lanut veltage	V <sub>CC</sub> = 1.2V			GND	V
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8	l <sup>v</sup> l
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12mA$	V <sub>CC</sub> - 0.5			
V	HICH level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V <sub>CC</sub> -0.2	V <sub>CC</sub>		$\mid \ \ _{ee} \mid$
V <sub>OH</sub>	HIGH level output voltage					
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24$ mA	V <sub>CC</sub> - 1.0			
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$			0.40	
V <sub>OL</sub>	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		GND	0.20	v
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 24mA$			0.55	
tı	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V or GND		±0.1	±5	μА
I <sub>CC</sub>	Quiescent supply current	$V_{CC} = 3.6V; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0$		0.1	10	μА
Δl <sub>CC</sub>	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$ ; $I_O = 0$		5	500	μА

#### NOTES:

#### **AC CHARACTERISTICS**

GND = 0 V;  $t_r$  =  $t_f \leq$  2.5 ns;  $C_L$  = 50 pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C

					LIMITS			
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub>	= 3.3V ±0	).3V	V <sub>CC</sub> =	UNIT	
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	
	Propagation delay nCP to nQ, nQ	Figures 1, 3	1.5	3.6	5.2	-	6.0	ns
t <sub>PHL</sub> / t <sub>PLH</sub>	Propagation delay nS <sub>D</sub> to nQ, nQ	Figures 2, 3	1.5	3.5	5.4	_	6.4	ns
	Propagation delay nR <sub>D</sub> to nQ, nQ	Figures 2, 3	1.5	3.5	5.4	_	6.4	ns
t <sub>W</sub>	Clock pulse width HIGH or LOW	Figure 1	3.3	1.3	_	_	-	ns
ιW	Set or reset pulse width LOW	Figure 2	3.3	1.7	_	_	-	115
t <sub>rem</sub>	Removal time set or reset	Figure 2	1	-3	-	_	_	ns
t <sub>su</sub>	Set-up time nD to nCP	Figure 1	2.0	0.8	-	-	-	ns
t <sub>h</sub>	Hold time nD to nCP	Figure 1	1	-0.7	-	-	-	ns
f <sub>max</sub>	Maximum clock pulse frequency	Figure 1	150	250	_	_	_	MHz

5

#### NOTE

1998 Jun 17

Downloaded from Elcodis.com electronic components distributor

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

<sup>1.</sup> These typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

Philips Semiconductors Product Specification

### Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

#### **AC WAVEFORMS**

 $V_M$  = 1.5 V at  $V_{CC} \ge 2.7$  V  $V_M$  = 0.5 •  $V_{CC}$  at  $V_{CC} < 2.7$  V

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are the typical output voltage drop that occur with the output load.




Figure 1. Clock (nCP) to output (nQ,  $n\overline{Q}$ ) propagation delays, clock pulse width, nD to nCP set-up times, the nCP to nD hold times, output transition times and maximum clock pulse frequency.




Figure 2. Set  $(n\overline{S}_D)$  and reset  $(n\overline{R}_D)$  input to output  $(nQ, n\overline{Q})$  propagation delays, the set and reset pulse widths and the  $n\overline{R}D$  to nCP removal time.

#### **TEST CIRCUIT**




Figure 3. Load circuitry for switching times.

1998 Jun 17

Downloaded from Elcodis.com electronic components distributor


6

### Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	VERSION IEC JEDEC				PROJECTION	ISSUE DATE	
SOT108-1	076E06S	MS-012AB				<del>-95-01-23-</del> 97-05-22	

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT337-1		MO-150AB			<del>95-02-04</del> 96-01-18


## Dual D-type flip-flop with set and reset; positive-edge trigger


74LVC74A


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1











#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	c	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	ĺ
	SOT402-1		MO-153				<del>-94-07-12</del> 95-04-04	

Philips Semiconductors Product specification

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 06-96

Document order number: 9397-750-04487

Let's make things better.

Philips Semiconductors



