

# 74LVC3GU04

## Triple inverter

Rev. 05 — 5 October 2007

Product data sheet

## 1. General description

The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output.

Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.

## 2. Features

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input/output for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
  - ◆ JESD8-7 (1.65 V to 1.95 V)
  - ◆ JESD8-5 (2.3 V to 2.7 V)
  - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- $\pm 24$  mA output drive at  $V_{CC} = 3.0$  V
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Multiple package options
- Specified from  $-40$  °C to  $+85$  °C and from  $-40$  °C to  $+125$  °C.

## 3. Ordering information

Table 1. Ordering information

Type number	Package				Version
	Temperature range	Name	Description		
74LVC3GU04DP	$-40$ °C to $+125$ °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm		SOT505-2
74LVC3GU04DC	$-40$ °C to $+125$ °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm		SOT765-1
74LVC3GU04GT	$-40$ °C to $+125$ °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body $1 \times 1.95 \times 0.5$ mm		SOT833-1
74LVC3GU04GM	$-40$ °C to $+125$ °C	XQFN8	plastic extremely thin quad flat package; no leads; 8 terminals; body $1.6 \times 1.6 \times 0.5$ mm		SOT902-1




## 4. Marking


**Table 2. Marking codes**

Type number	Marking code
74LVC3GU04DP	VU04
74LVC3GU04DC	VU4
74LVC3GU04GT	VU4
74LVC3GU04GM	VU4


## 5. Functional diagram



**Fig 1. Logic symbol**



**Fig 2. IEC logic symbol**



**Fig 3. Logic diagram (one gate)**

## 6. Pinning information

### 6.1 Pinning






Fig 4. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8)



Transparent top view

Fig 5. Pin configuration SOT833-1 (XSON8)



Transparent top view

Fig 6. Pin configuration SOT902-1 (XQFN8)

### 6.2 Pin description

Table 3. Pin description

Symbol (n = 1, 2, 3)	Pin		Description
	SOT505-2, SOT765-1, SOT833-1	SOT902-1	
nA	1, 3, 6	7, 5, 2	data input
nY	7, 5, 2	1, 3, 6	data output
GND	4	4	ground (0 V)
V <sub>CC</sub>	8	8	supply voltage

## 7. Functional description

**Table 4. Function table<sup>[1]</sup>**

Input nA	Output nY
L	H
H	L

[1] H = HIGH voltage level; L = LOW voltage level

## 8. Limiting values

**Table 5. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
V <sub>I</sub>	input voltage		<sup>[1]</sup> -0.5	+6.5	V
V <sub>O</sub>	output voltage	Active mode	<sup>[1]</sup> -0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> > V <sub>CC</sub> or V <sub>O</sub> < 0 V	-	±50	mA
I <sub>O</sub>	output current	V <sub>O</sub> = 0 V to V <sub>CC</sub>	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	<sup>[2]</sup> -	250	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For TSSOP8 packages: above 55 °C the value of P<sub>tot</sub> derates linearly with 2.5 mW/K.

For VSSOP8 packages: above 110 °C the value of P<sub>tot</sub> derates linearly with 8.0 mW/K.

For XSON8 and XQFN8 packages: above 45 °C the value of P<sub>tot</sub> derates linearly with 2.4 mW/K.

## 9. Recommended operating conditions

**Table 6. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	5.5	V
V <sub>I</sub>	input voltage		0	-	5.5	V
V <sub>O</sub>	output voltage	Active mode	0	-	V <sub>CC</sub>	V
		Power-down mode; V <sub>CC</sub> = 0 V	0	-	5.5	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	-	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 5.5 V	-	-	10	ns/V

## 10. Static characteristics

**Table 7. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
<b>T<sub>amb</sub> = -40 °C to +85 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 5.5 V	0.75 × V <sub>CC</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.25 × V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = -100 µA; V <sub>CC</sub> = 1.65 V to 5.5 V	V <sub>CC</sub> - 0.1	-	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	1.2	-	-	V
		I <sub>O</sub> = -8 mA; V <sub>CC</sub> = 2.3 V	1.9	-	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	2.2	-	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.3	-	-	V
		I <sub>O</sub> = -32 mA; V <sub>CC</sub> = 4.5 V	3.8	-	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 100 µA; V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.3	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.4	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.55	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	±0.1	±5	µA
I <sub>CC</sub>	supply current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 1.65 V to 5.5 V; I <sub>O</sub> = 0 A	-	0.1	10	µA
C <sub>I</sub>	input capacitance		-	5	-	pF
<b>T<sub>amb</sub> = -40 °C to +125 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 5.5 V	0.8 × V <sub>CC</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.2 × V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = -100 µA; V <sub>CC</sub> = 1.65 V to 5.5 V	V <sub>CC</sub> - 0.1	-	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	0.95	-	-	V
		I <sub>O</sub> = -8 mA; V <sub>CC</sub> = 2.3 V	1.7	-	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	1.9	-	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.0	-	-	V
		I <sub>O</sub> = -32 mA; V <sub>CC</sub> = 4.5 V	3.4	-	-	V

**Table 7. Static characteristics ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	0.1	V
		I <sub>O</sub> = 100 µA; V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.70	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.60	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.80	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.80	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.80	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	±20	µA
I <sub>CC</sub>	supply current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 1.65 V to 5.5 V; I <sub>O</sub> = 0 A	-	-	40	µA

[1] All typical values are measured at T<sub>amb</sub> = 25 °C.

## 11. Dynamic characteristics

**Table 8. Dynamic characteristics**Voltages are referenced to GND (ground = 0 V). For test circuit see [Figure 8](#).


Symbol	Parameter	Conditions	−40 °C to +85 °C			−40 °C to +125 °C		Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max	
t <sub>pd</sub>	propagation delay	nA to nY; see <a href="#">Figure 7</a>	[2]					
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.5	2.3	5.0	0.5	6.3	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.3	1.8	4.0	0.3	4.0	ns
		V <sub>CC</sub> = 2.7 V	0.3	2.6	4.5	0.3	5.6	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.3	2.3	3.7	0.3	4.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.3	1.7	3.0	0.3	3.8	ns
C <sub>PD</sub>	power dissipation capacitance	V <sub>I</sub> = GND to V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V	[3]		-	7	-	-
								pF

[1] Typical values are measured at T<sub>amb</sub> = 25 °C and V<sub>CC</sub> = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.[2] t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.[3] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in µW).P<sub>D</sub> = C<sub>PD</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>i</sub> × N + Σ(C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) where:f<sub>i</sub> = input frequency in MHz;f<sub>o</sub> = output frequency in MHz;C<sub>L</sub> = output load capacitance in pF;V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

Σ(C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs.

## 12. Waveforms




**Table 9. Measurement points**

Supply voltage	Input	Output
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>
1.65 V to 1.95 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
2.3 V to 2.7 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>

**Table 10. Test data**

Supply voltage	Load		V <sub>EXT</sub>		
V <sub>CC</sub>	V <sub>I</sub>	C <sub>L</sub>	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	500 Ω	open


## 13. Additional characteristics



$$g_{fs} = \frac{\Delta I_O}{\Delta V_I}$$

V<sub>O</sub> is constant.

Fig 9. Test set-up for measuring forward transconductance



T<sub>amb</sub> = 25 °C.


Fig 10. Typical forward transconductance as a function of supply voltage

## 14. Application information

Some applications for the 74LVC3GU04 are:

- Linear amplifier (see [Figure 11](#))
- Crystal oscillator (see [Figure 12](#)).

**Remark:** All values given are typical values unless otherwise specified.



$Z_L > 10 \text{ k}\Omega$

$R1 \geq 3 \text{ k}\Omega$

$R2 \leq 1 \text{ M}\Omega$


Open loop gain:  $G_{ol} = 20$

$$\text{Voltage gain: } G_v = -\frac{G_{ol}}{1 + \frac{R1}{R2}(1 + G_{ol})}$$

$V_{o(\text{p-p})} = V_{CC} - 1.5 \text{ V}$  centered at  $0.5 \times V_{CC}$

Unity gain bandwidth product is 5 MHz.

**Fig 11. Linear amplifier application**



$C1 = 47 \text{ pF}$

$C2 = 22 \text{ pF}$

$R1 = 1 \text{ M}\Omega$  to  $10 \text{ M}\Omega$

R2 optimum value depends on the frequency and required stability against changes in  $V_{CC}$  or average minimum  $I_{CC}$  ( $I_{CC} = 2 \text{ mA}$  at  $V_{CC} = 3.3 \text{ V}$  and  $f = 10 \text{ MHz}$ ).

**Fig 12. Crystal oscillator application**

## 15. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




Fig 13. Package outline SOT505-2 (TSSOP8)

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1




Fig 14. Package outline SOT765-1 (VSSOP8)

XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm

SOT833-1




Fig 15. Package outline SOT833-1 (XSON8)

XQFN8: plastic extremely thin quad flat package; no leads; 8 terminals; body 1.6 x 1.6 x 0.5 mm

SOT902-1




Fig 16. Package outline SOT902-1 (XQFN8)

## 16. Abbreviations

**Table 11. Abbreviations**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 17. Revision history

**Table 12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC3GU04_5	20071005	Product data sheet	-	74LVC3GU04_4
Modifications:		• In <a href="#">Section 10 "Static characteristics"</a> , changed conditions for input leakage and supply current.		
74LVC3GU04_4	20070315	Product data sheet	-	74LVC3GU04_3
74LVC3GU04_3	20050201	Product data sheet	-	74LVC3GU04_2
74LVC3GU04_2	20041027	Product data sheet	-	74LVC3GU04_1
74LVC3GU04_1	20040512	Product data sheet	-	-

## 18. Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section 'Definitions'.

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 18.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 19. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 20. Contents

1	General description .....	1
2	Features .....	1
3	Ordering information .....	1
4	Marking .....	2
5	Functional diagram .....	2
6	Pinning information .....	3
6.1	Pinning .....	3
6.2	Pin description .....	3
7	Functional description .....	4
8	Limiting values .....	4
9	Recommended operating conditions .....	4
10	Static characteristics .....	5
11	Dynamic characteristics .....	6
12	Waveforms .....	7
13	Additional characteristics .....	8
14	Application information .....	9
15	Package outline .....	10
16	Abbreviations .....	14
17	Revision history .....	14
18	Legal information .....	15
18.1	Data sheet status .....	15
18.2	Definitions .....	15
18.3	Disclaimers .....	15
18.4	Trademarks .....	15
19	Contact information .....	15
20	Contents .....	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2007.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

All rights reserved.

Date of release: 5 October 2007

Document identifier: 74LVC3GU04\_5