INTEGRATED CIRCUITS

DATA SHEET

74LVC374A

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

Product specification





Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Supply voltage range of 2.7V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- High impedance when V_{CC} = 0V
- 8-bit positive edge-triggered register
- Independent register and 3-State buffer operation

DESCRIPTION

The 74LVC374A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC374A is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-State outputs for bus-oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition.

When \overline{OE} is LOW, the contents of the eight flip-flops is available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.

The '374' is functionally identical to the '574', but the '574' has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25$ °C; $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay CP to Q _n	$C_L = 50pF$ $V_{CC} = 3.3V$	4.8	ns
f _{max}	maximum clock frequency		150	MHz
C _I	Input capacitance		5.0	pF
C _{PD}	Power dissipation capacitance per flip-flop	Notes 1 and 2	20	pF

NOTE:

- 1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW): 1. C_{PD} is used to determine the dynamic power dissipation (P_{C} $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o})$ where: f_{i} = input frequency in MHz; C_{L} = output load capacity in pF; f_{O} = output frequency in MHz; V_{CC} = supply voltage in V; $\Sigma (C_{L} \times V_{CC}^{2} \times f_{o})$ = sum of outputs.

 2. The condition is V_{I} = GND to V_{CC}


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic Shrink Small Outline (SO)	–40°C to +85°C	74LVC374A D	74LVC374A D	SOT163-1
20-Pin Plastic Shrink Small Outline (SSOP) Type II	–40°C to +85°C	74LVC374A DB	74LVC374A DB	SOT339-1
20-Pin Plastic Thin Shrink Small Outline (TSSOP) Type I	–40°C to +85°C	74LVC374A PW	7LVC374APW DH	SOT360-1


Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

PIN CONFIGURATION




LOGIC SYMBOL (IEEE/IEC)




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	ŌĒ	Output enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	3-state flip-flop outputs
11	СР	Clock input (LOW-to-HIGH, edge-triggered)
10	GND	Ground (0V)
20	V _{CC}	Positive supply voltage

FUNCTIONAL DIAGRAM




LOGIC SYMBOL



Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODES		INPUTS		INTERNAL FLIP-FLOPS	OUTPUTS
OFERATING MODES	ŌĒ	LE			Q ₀ to Q ₇
Load and read register	L L	↑	l h	L H	L H
Load register and disable outputs	H H	↑	l h	L H	Z Z

H = HIGH voltage level

h = HIGH voltage level one setup time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one setup time prior to the LOW-to-HIGH CP transition

Z = High impedance OFF-state

^{↑ =} LOW-to-HIGH clock transition

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

RECOMMENDED OPERATING CONDITIONS

CVMPOL	DADAMETED	CONDITIONS	LIM	IITS	LIMIT
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V	DC supply voltage (for max. speed performance)		2.7	3.6	V
V _{CC}	DC supply voltage (for low-voltage applications)		1.2	3.6	V
VI	DC input voltage range		0	5.5	V
Vo	DC output voltage range; output HIGH or LOW state		0	V _{CC}	V
	DC output voltage range; output 3-State		0	5.5	
T _{amb}	Operating ambient temperature range in free-air		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +6.5	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +6.5	V
I _{OK}	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
\/	DC output voltage; output HIGH or LOW state	Note 2	-0.5 to V _{CC} +0.5	V
Vo	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	V
I _O	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

5

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			ı	IMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	40°C to	+85°C	UNIT
			MIN	TYP ¹	MAX	
V	LIICH lovel legat veltage	V _{CC} = 1.2V	V _{CC}			V
V_{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0			1
V	LOW love land to the me	V _{CC} = 1.2V			GND	V
V_{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V			0.8	1 °
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12$ mA	V _{CC} -0.5			
	LHOULD IN THE STATE OF THE STAT	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu\text{A}$	V _{CC} -0.2	V _{CC}		1 ,
V _{OH}	HIGH level output voltage	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -18$ mA	V _{CC} -0.6			\ \
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} -0.8			1
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12$ mA			0.40	
V _{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		GND	0.20	V
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24$ mA			0.55	1
t _l	Input leakage current ²	V _{CC} = 3.6V; V _I = 5.5V or GND		±0.1	±5	μΑ
I _{OZ}	3-State output OFF-state current	$V_{CC} = 3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = 5.5V$ or GND		0.1	±10	μΑ
I _{off}	Power off leakage supply	$V_{CC} = 0.0V; V_{I} \text{ or } V_{O} = 5.5V$	1	0.1	±10	μΑ
I _{CC}	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	10	μΑ
Δl _{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_{I} = V_{CC} - 0.6V$; $I_{O} = 0$		5	500	μΑ

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
 The specified overdrive current at the data input forces the data input to the opposite logic input state.

AC CHARACTERISTICS

GND = 0V; t_r = $t_f \le$ 2.5ns; C_L = 50pF; R_L = 500 Ω ; T_{amb} = -40°C to +85°C.

						LIMITS			
SYMBOL	PARAMETER	WAVEFORM	V _{CC}	= 3.3V ±0	0.3V	V _{CC} =	2.7V	V _{CC} = 1.2V	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	TYP	
t _{PHL}	Propagation delay CP to Q _n	1, 4	1.5	4.8	7.0	1.5	8.0	21	ns
t _{PZH} t _{PZL}	3-State output enable time OE to Q _n	2, 4	1.5	4.8	7.5	1.5	8.5	22	ns
t _{PHZ}	3-State output disable time OE to Q _n	2, 4	1.5	4.3	6.0	1.5	7.0	15	ns
t _W	Clock pulse width HIGH or LOW	1	3.0	1.5	_	3.0	_	_	ns
t _{SU}	Setup time D _n to CP	3	2.0	0	_	2.0	-	-	ns
t _h	Hold time D _n to CP	3	1.5	0.6	_	1.5	-	_	ns
f _{max}	maximum clock pulse frequency	1	100	_	_	80	_	_	MHz

6

NOTE:

^{1.} Unless otherwise stated, all typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.


Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A


AC WAVEFORMS

 V_M = 1.5V at $V_{CC} \ge 2.7V; \, V_M$ = 0.5 V_{CC} at $V_{CC} < 2.7V.$ V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.


V_X = V_{OL} + 0.3V at V_{CC} \geq 2.7V; V_X = V_{OL} + 0.1 V_{CC} at V_{CC} < 2.7V V_Y = V_{OH} -0.3V at V_{CC} \geq 2.7V; V_Y = V_{OH} - 0.1 V_{CC} at V_{CC} < 2.7V



Waveform 1. Clock (CP) to output (Q_n) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.




Waveform 2. Data setup and hold times for the $\mathbf{D}_{\mathbf{n}}$ input to the \mathbf{CP} input.



Waveform 3. 3-State enable and disable times.

TEST CIRCUIT




Waveform 4. Load circuitry for switching times.

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	Ьp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC			-95-01-24 97-05-22

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	v	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT339-1		MO-150AE			93-09-08 95-02-04	


Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1





DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUEDATE
SOT360-1		MO-153AC				-93-06-16 95-02-04

1998 Jul 29 10

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

NOTES

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number: 9397-750-04507

Let's make things better.

Philips Semiconductors



