74LVC245A-Q100; 74LVCH245A-Q100

Octal bus transceiver; 3-state

Rev. 1 — 3 September 2012

Product data sheet

1. General description

The 74LVC245A-Q100; 74LVCH245A-Q100 are 8-bit transceivers featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features an output enable (OE) input for easy cascading and a send/receive (DIR) input for direction control. OE controls the outputs so that the buses are effectively isolated.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

The 74LVCH245A-Q100 bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- High-impedance when V_{CC} = 0 V
- Bus hold on all data inputs (74LVCH245A-Q100 only)
- Complies with JEDEC standard:
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - ◆ JESD8-5A (2.3 V to 2.7 V)
 - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - ♦ MIL-STD-883, method 3015 exceeds 2000 V
 - ♦ HBM JESD22-A114F exceeds 2000 V
 - \bullet MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)




3. Ordering information

Table 1. Ordering information

Type number	Package				
	Temperature range	Name	Description	Version	
74LVC245AD-Q100	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads;	SOT163-1	
74LVCH245AD-Q100			body width 7.5 mm		
74LVC245APW-Q100	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package;	SOT360-1	
74LVCH245APW-Q100			20 leads; body width 4.4 mm		
74LVC245ABQ-Q100	–40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced	SOT764-1	
74LVCH245ABQ-Q100	_		very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm		


4. Functional diagram



74LVC_LVCH245A_Q100

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
DIR	1	direction control
A0 to A7	2, 3, 4, 5, 6, 7, 8, 9	data input/output
GND	10	ground (0 V)
B0 to B7	18, 17, 16, 15, 14, 13, 12, 11	data input/output
OE	19	output enable input (active LOW)
V _{CC}	20	supply voltage

74LVC_LVCH245A_Q100

6. Functional description

Table 3. Function selection[1]

Inputs		Inputs/outputs						
OE	DIR	An	Bn					
L	L	An = Bn	inputs					
L	Н	inputs	Bn = An					
Н	X	Z	Z					

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
Vo	output voltage	output HIGH or LOW	<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
		output 3-state	<u>[2]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[3] _	500	mW

^[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

^[2] The output voltage ratings may be exceeded if the output current ratings are observed.

^[3] For SO20 package: above 70 °C derate linearly with 8 mW/K.
For TSSOP20 package: above 60 °C derate linearly with 5.5 mW/K.
For DHVQFN20 package: above 60 °C derate linearly with 4.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		1.65	-	3.6	V
		functional	1.2	-	3.6	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW	0	-	V_{CC}	V
		output 3-state	0	-	5.5	V
T _{amb}	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 1.2 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40	°C to +8	35 °C	–40 °C to	Unit	
				Min	Typ[1]	Max	Min	Max	
V_{IH}	HIGH-level	V _{CC} = 1.2 V		1.08	-	-	1.08	-	V
	input voltage	V _{CC} = 1.65 V to 1.95 V		$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7	-	-	1.7	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		2.0	-	-	2.0	-	V
V_{IL}	LOW-level	V _{CC} = 1.2 V		-	-	0.12	-	0.12	V
	input voltage	V_{CC} = 1.65 V to 1.95 V		-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	-	0.7	-	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}							
	output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$		V _{CC} – 0.2	-	-	$V_{CC}-0.3$	-	V
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$		1.2	-	-	1.05	-	V
		$I_0 = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$		1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$		2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$		2.4	-	-	2.25	-	V
		$I_O = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$		2.2	-	-	2.0	-	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}							
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$		-	-	0.2	-	0.3	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$		-	-	0.45	-	0.65	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$		-	-	0.6	-	0.8	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$		-	-	0.4	-	0.6	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$		-	-	0.55	-	0.8	V
lı	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 3.6 \text{ V}$	[2]	-	±0.1	±5	-	±20	μΑ

74LVC_LVCH245A_Q100

All information provided in this document is subject to legal disclaimers.

Table 6. Static characteristics ... continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40	0 °C to +85	5 °C	-40 °C to	+125 °C	Unit	
				Min	Typ[1]	Max	Min	Max		
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; t $V_O = 5.5$ V or GND; $V_{CC} = 3.6$ V		-	±0.1	±5	-	±20	μА	
I _{OFF}	power-off leakage current	V_{I} or V_{O} = 5.5 V; V_{CC} = 0.0 V		-	±0.1	±10	-	±20	μА	
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 3.6 \text{ V}$		-	0.1	10	-	40	μА	
Δl _{CC}	additional supply current	per input pin; $\begin{aligned} &V_I = V_{CC} - 0.6 \text{ V}; \text{ I}_O = 0 \text{ A}; \\ &V_{CC} = 2.7 \text{ V to } 3.6 \text{ V} \end{aligned}$		-	5	500	-	5000	μА	
Cı	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$		-	4.0	-	-	-	pF	
C _{I/O}	input/output capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$		-	10	-	-	-	pF	
I _{BHL}	bus hold	$V_{CC} = 1.65; V_I = 0.58 V$	[4][5]	10	-	-	10	-	μΑ	
	LOW current	$V_{CC} = 2.3; V_I = 0.7 V$		30	-	-	25	-	μΑ	
		$V_{CC} = 3.0$; $V_I = 0.8 \text{ V}$		75	-	-	60	-	μΑ	
I _{BHH}	bus hold	$V_{CC} = 1.65; V_I = 1.07 V$	[4][5]	-10	-	-	-10	-	μΑ	
	HIGH current	$V_{CC} = 2.3; V_I = 1.7 V$		-30	-	-	-25	-	μΑ	
		$V_{CC} = 3.0; V_I = 2.0 V$		-75	-	-	-60	-	μΑ	
I _{BHLO}	bus hold	V _{CC} = 1.95 V		200	-	-	200	-	μΑ	
	LOW overdrive	V _{CC} = 2.7 V		300	-	-	300	-	μΑ	
	current	V _{CC} = 3.6 V	[4][6]	500	-	-	500	-	μΑ	
I _{внно}	bus hold	V _{CC} = 1.95 V		-200	-	-	-200	-	μΑ	
	HIGH	V _{CC} = 2.7 V		-300	-	-	-300	-	μΑ	
	overdrive current	V _{CC} = 3.6 V	[4][6]	-500	-	-	-500	-	μА	

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

^[2] The bus hold circuit is switched off when $V_I > V_{CC}$ allowing 5.5 V on the input terminal.

^[3] For I/O ports, the parameter I_{OZ} includes the input leakage current.

^[4] Valid for data inputs of bus hold parts only (74LVCH245A-Q100). Note that control inputs do not have a bus hold circuit.

^[5] The specified sustaining current at the data input holds the input below the specified V_I level.

^[6] The specified overdrive current at the data input forces the data input to the opposite input state.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
				Min	Typ[2]	Max	Min	Max	
t _{pd}	propagation	nAn to nBn; nBn to nAn; see Figure 5	<u>[1]</u>		'		'	'	'
	delay	V _{CC} = 1.2 V		-	17.0	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V		1.5	6.5	14.6	1.5	16.9	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	3.4	7.6	1.0	8.7	ns
		V _{CC} = 2.7 V		1.5	3.4	7.3	1.5	9.5	ns
		V _{CC} = 3.0 V to 3.6 V		1.5	2.9	6.3	1.5	8.0	ns
t _{en}	enable time	nOE to nAn, nBn; see Figure 6	[1]						
		V _{CC} = 1.2 V		-	22.0	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V		1.9	8.3	19.5	1.9	22.5	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	4.6	10.7	1.5	12.4	ns
		V _{CC} = 2.7 V		1.5	4.8	9.5	1.5	12.0	ns
		V _{CC} = 3.0 V to 3.6 V		1.5	3.7	8.5	1.5	11.0	ns
t _{dis}	disable time	nOE to nAn, nBn; see Figure 6	[1]						
		V _{CC} = 1.2 V		-	12.0	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V		2.9	5.5	12.3	2.9	14.2	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	3.1	7.1	1.0	8.2	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.9	8.0	1.5	10.0	ns
		V _{CC} = 3.0 V to 3.6 V		1.7	3.6	7.0	1.7	9.0	ns
t _{sk(o)}	output skew time		[3]	-	-	1.0	-	1.5	ns
C _{PD}	power	per input; $V_I = GND$ to V_{CC}	[4]						
	dissipation	V _{CC} = 1.65 V to 1.95 V		-	7.7	-	-	-	pF
	capacitance	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	11.3	-	-	-	рF
		V _{CC} = 3.0 V to 3.6 V		-	14.4	-	-	-	pF

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

 t_{en} is the same as t_{PZL} and t_{PZH} .

 $t_{\mbox{\scriptsize dis}}$ is the same as $t_{\mbox{\scriptsize PLZ}}$ and $t_{\mbox{\scriptsize PHZ}}.$

- [2] Typical values are measured at $T_{amb} = 25$ °C and $V_{CC} = 1.2$ V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
- [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$

 f_i = input frequency in MHz; f_o = output frequency in MHz

 C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts


N = number of inputs switching

 $\Sigma (C_L \times V_{CC}{}^2 \times f_o) = sum \ of \ the \ outputs.$

74LVC_LVCH245A_Q100

All information provided in this document is subject to legal disclaimers.


11. AC waveforms



See Table 8 for measurement points

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 5. Input (An, Bn) to output (Bn, An) propagation delays and output transition times



See Table 8 for measurement points

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Fig 6. Enable and disable times


Table 8. Measurement points

Supply voltage	V _M	Input	ut								
V _{CC}		VI	$t_r = t_f$	V _X	V _Y						
1.2 V	$0.5 \times V_{CC}$	V_{CC}	≤ 2.5 ns	$V_{OL} + 0.15 V$	$V_{OH}-0.15\ V$						
1.65 V to 1.95 V	$0.5 \times V_{CC}$	V_{CC}	≤ 2.5 ns	$V_{OL} + 0.15 V$	$V_{OH}-0.15\ V$						
2.3 V to 2.7 V	$0.5 \times V_{CC}$	V_{CC}	≤ 2.5 ns	V _{OL} + 0.15 V	$V_{OH}-0.15~V$						
2.7 V	1.5 V	2.7 V	≤ 2.5 ns	$V_{OL} + 0.3 V$	$V_{OH}-0.3\ V$						
3.0 V to 3.6 V	1.5 V	2.7 V	≤ 2.5 ns	V_{OL} + 0.3 V	$V_{OH} - 0.3 V$						

74LVC_LVCH245A_Q100

All information provided in this document is subject to legal disclaimers.





Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 7. Test circuit for measuring switching times


Table 9. Test data

Supply voltage	Input		Load		V _{EXT}	V _{EXT}			
	VI	t _r , t _f	CL	R _L	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}		
1.2 V	V_{CC}	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND		
1.65 V to 1.95 V	V_{CC}	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND		
2.3 V to 2.7 V	V_{CC}	≤ 2 ns	30 pF	500Ω	open	$2\times V_{CC}$	GND		
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND		
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND		

12. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	VERSION IEC JEDEC JEITA			PROJECTION	1990E DATE	
SOT163-1	075E04	MS-013				99-12-27 03-02-19

Fig 8. Package outline SOT163-1 (SO20)

74LVC_LVCH245A_Q100 All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2012. All rights reserved.

Product data sheet

Rev. 1 — 3 September 2012

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	U	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
		IEC	JEDEC	JEITA		PROJECTION	1330E DATE
	SOT360-1		MO-153				-99-12-27 03-02-19
-							

Fig 9. Package outline SOT360-1 (TSSOP20)

74LVC_LVCH245A_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.

Product data sheet

Rev. 1 — 3 September 2012

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 10. Package outline SOT764-1 (DHVQFN20)

74LVC_LVCH245A_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.

13. Abbreviations

Table 10. Abbreviations

Acronym	Description	
CDM	Charged Device Model	
CMOS	Complementary Metal Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MM	Machine Model	
TTL	Transistor-Transistor Logic	
MIL	Military	

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC_LVCH245A_Q100 v.1	20120903	Product data sheet	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

74LVC_LVCH245A_Q100

All information provided in this document is subject to legal disclaimers.

74LVC_LVCH245A_Q100

Octal bus transceiver; 3-state

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVC_LVCH245A_Q100

All information provided in this document is subject to legal disclaimers.

17. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	AC waveforms 8
12	Package outline
13	Abbreviations13
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions14
15.3	Disclaimers
15.4	Trademarks15
16	Contact information 15
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 3 September 2012
Document identifier: 74LVC_LVCH245A_Q100