## DATA SHEET



# PCF8591 8-bit A/D and D/A converter 

## 8-bit A/D and D/A converter

## CONTENTS

| 1 | FEATURES |
| :--- | :--- |
| 2 | APPLICATIONS |
| 3 | GENERAL DESCRIPTION |
| 4 | ORDERING INFORMATION |
| 5 | BLOCK DIAGRAM |
| 6 | PINNING |
| 7 | FUNCTIONAL DESCRIPTION |
| 7.1 | Addressing |
| 7.2 | Control byte |
| 7.3 | D/A conversion |
| 7.4 | A/D conversion |
| 7.5 | Reference voltage |
| 7.6 | Oscillator |
| 8 | CHARACTERISTICS OF THE I²C-BUS |
| 8.1 | Bit transfer |
| 8.2 | Start and stop conditions |
| 8.3 | System configuration |
| 8.4 | Acknowledge |
| 8.5 | I'C-bus protocol |
| 9 | LIMITING VALUES |
| 10 | HANDLING |
| 11 | DC CHARACTERISTICS |
| 12 | D/A CHARACTERISTICS |
| 13 | A/D CHARACTERISTICS |
| 14 | AC CHARACTERISTICS |
| 15 | APPLICATION INFORMATION |
| 16 | PACKAGE OUTLINES |
| 17 | SOLDERING |
| 17.1 | Introduction to soldering through-hole mount |
| 17.2 | packages |
| 17.3 | Soldering by dipping or by solder wave |
| 17.4 | Suitability of through-hole mount IC packages |
| 18 | for dipping and wave soldering methods |
| 19 | DATA SHEET STATUS |
| 20 | DEFINITIONS |
|  | PISCLAIMERS |
| 19 | PURHASE OF PHILIPS I²C COMPONENTS |

## 1 FEATURES

- Single power supply
- Operating supply voltage 2.5 V to 6 V
- Low standby current
- Serial input/output via $\mathrm{I}^{2} \mathrm{C}$-bus
- Address by 3 hardware address pins
- Sampling rate given by $\mathrm{I}^{2} \mathrm{C}$-bus speed
- 4 analog inputs programmable as single-ended or differential inputs
- Auto-incremented channel selection
- Analog voltage range from $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$
- On-chip track and hold circuit
- 8-bit successive approximation A/D conversion
- Multiplying DAC with one analog output.


## 2 APPLICATIONS

- Closed loop control systems
- Low power converter for remote data acquisition
- Battery operated equipment
- Acquisition of analog values in automotive, audio and TV applications.


## 3 GENERAL DESCRIPTION

The PCF8591 is a single-chip, single-supply low power 8 -bit CMOS data acquisition device with four analog inputs, one analog output and a serial $\mathrm{I}^{2} \mathrm{C}$-bus interface. Three address pins A0, A1 and A2 are used for programming the hardware address, allowing the use of up to eight devices connected to the $\mathrm{I}^{2} \mathrm{C}$-bus without additional hardware. Address, control and data to and from the device are transferred serially via the two-line bidirectional $\mathrm{I}^{2} \mathrm{C}$-bus.

The functions of the device include analog input multiplexing, on-chip track and hold function, 8-bit analog-to-digital conversion and an 8-bit digital-to-analog conversion. The maximum conversion rate is given by the maximum speed of the $\mathrm{I}^{2} \mathrm{C}$-bus.

## 4 ORDERING INFORMATION

| TYPE <br> NUMBER | PACKAGE |  |  |
| :--- | :---: | :--- | :---: |
|  | NAME | DESCRIPTION | VERSION |
| PCF8591P | DIP16 | plastic dual in-line package; 16 leads (300 mil) | SOT38-4 |
| PCF8591T | SO16 | plastic small outline package; 16 leads; body width 7.5 mm | SOT162-1 |

## 8 -bit $A / D$ and $D / A$ converter

## 5 BLOCK DIAGRAM



Fig. 1 Block diagram.

## 6 PINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| AINO | 1 | analog inputs (A/D converter) |
| AIN1 | 2 |  |
| AIN2 | 3 |  |
| AIN3 | 4 |  |
| A0 | 5 | hardware address |
| A1 | 6 |  |
| A2 | 7 |  |
| $\mathrm{V}_{\text {SS }}$ | 8 | negative supply voltage |
| SDA | 9 | $\mathrm{I}^{2} \mathrm{C}$-bus data input/output |
| SCL | 10 | $\mathrm{I}^{2} \mathrm{C}$-bus clock input |
| OSC | 11 | oscillator input/output |
| EXT | 12 | external/internal switch for oscillator input |
| AGND | 13 | analog ground |
| $\mathrm{V}_{\text {REF }}$ | 14 | voltage reference input |
| AOUT | 15 | analog output (D/A converter) |
| $\mathrm{V}_{\text {D }}$ | 16 | positive supply voltage |



Fig. 2 Pinning diagram (DIP16).

## 8-bit $A / D$ and $D / A$ converter

PCF8591


Fig. 3 Pinning diagram (SO16).

## 7 FUNCTIONAL DESCRIPTION

### 7.1 Addressing

Each PCF8591 device in an $\mathrm{I}^{2} \mathrm{C}$-bus system is activated by sending a valid address to the device. The address consists of a fixed part and a programmable part. The programmable part must be set according to the address pins A0, A1 and A2. The address always has to be sent as the first byte after the start condition in the $\mathrm{I}^{2} \mathrm{C}$-bus protocol. The last bit of the address byte is the read/write-bit which sets the direction of the following data transfer (see Figs 4, 16 and 17).


Fig. 4 Address byte.

### 7.2 Control byte

The second byte sent to a PCF8591 device will be stored in its control register and is required to control the device function. The upper nibble of the control register is used for enabling the analog output, and for programming the analog inputs as single-ended or differential inputs. The lower nibble selects one of the analog input channels defined by the upper nibble (see Fig.5). If the auto-increment flag is set, the channel number is incremented automatically after each A/D conversion.

If the auto-increment mode is desired in applications where the internal oscillator is used, the analog output enable flag in the control byte (bit 6) should be set. This allows the internal oscillator to run continuously, thereby preventing conversion errors resulting from oscillator start-up delay. The analog output enable flag may be reset at other times to reduce quiescent power consumption.
The selection of a non-existing input channel results in the highest available channel number being allocated. Therefore, if the auto-increment flag is set, the next selected channel will be always channel 0 . The most significant bits of both nibbles are reserved for future functions and have to be set to logic 0 . After a Power-on reset condition all bits of the control register are reset to logic 0 . The D/A converter and the oscillator are disabled for power saving. The analog output is switched to a high-impedance state.

(analogue output active if 1)
MBL825

Fig. 5 Control byte.

## 8-bit A/D and D/A converter

PCF8591

### 7.3 D/A conversion

The third byte sent to a PCF8591 device is stored in the DAC data register and is converted to the corresponding analog voltage using the on-chip D/A converter. This D/A converter consists of a resistor divider chain connected to the external reference voltage with 256 taps and selection switches. The tap-decoder switches one of these taps to the DAC output line (see Fig.6).
The analog output voltage is buffered by an auto-zeroed unity gain amplifier. This buffer amplifier may be switched on or off by setting the analog output enable flag of the
control register. In the active state the output voltage is held until a further data byte is sent.

The on-chip D/A converter is also used for successive approximation A/D conversion. In order to release the DAC for an A/D conversion cycle the unity gain amplifier is equipped with a track and hold circuit. This circuit holds the output voltage while executing the A/D conversion.

The output voltage supplied to the analog output AOUT is given by the formula shown in Fig.7. The waveforms of a D/A conversion sequence are shown in Fig.8.


Fig. 6 DAC resistor divider chain.

## 8 -bit A/D and D/A converter

$\qquad$

msb

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DAC data <br> register |  |  |  |  |  |  |  |



Fig. 7 DAC data and DC conversion characteristics.


Fig. 8 D/A conversion sequence.

## 8-bit $A / D$ and $D / A$ converter

PCF8591

### 7.4 A/D conversion

The A/D converter makes use of the successive approximation conversion technique. The on-chip D/A converter and a high-gain comparator are used temporarily during an A/D conversion cycle.
An A/D conversion cycle is always started after sending a valid read mode address to a PCF8591 device. The A/D conversion cycle is triggered at the trailing edge of the acknowledge clock pulse and is executed while transmitting the result of the previous conversion (see Fig.9).

Once a conversion cycle is triggered an input voltage sample of the selected channel is stored on the chip and is
converted to the corresponding 8-bit binary code. Samples picked up from differential inputs are converted to an 8-bit twos complement code (see Figs 10 and 11).

The conversion result is stored in the ADC data register and awaits transmission. If the auto-increment flag is set the next channel is selected.

The first byte transmitted in a read cycle contains the conversion result code of the previous read cycle. After a Power-on reset condition the first byte read is a hexadecimal 80 . The protocol of an $1^{2} \mathrm{C}$-bus read cycle is shown in Chapter 8, Figs 16 and 17.

The maximum A/D conversion rate is given by the actual speed of the $\mathrm{I}^{2} \mathrm{C}$-bus.


Fig. 9 A/D conversion sequence.

## 8-bit A/D and D/A converter



Fig. $10 \mathrm{~A} / \mathrm{D}$ conversion characteristics of single-ended inputs.


Fig. 11 A/D conversion characteristics of differential inputs.

## 8-bit A/D and D/A converter

PCF8591

### 7.5 Reference voltage

For the $D / A$ and $A / D$ conversion either a stable external voltage reference or the supply voltage has to be applied to the resistor divider chain (pins $\mathrm{V}_{\text {REF }}$ and AGND). The AGND pin has to be connected to the system analog ground and may have a DC off-set with reference to $\mathrm{V}_{\mathrm{SS}}$.

A low frequency may be applied to the $\mathrm{V}_{\text {REF }}$ and $A G N D$ pins. This allows the use of the D/A converter as a one-quadrant multiplier; see Chapter 15 and Fig.7.

The A/D converter may also be used as a one or two quadrant analog divider. The analog input voltage is divided by the reference voltage. The result is converted to a binary code. In this application the user has to keep the reference voltage stable during the conversion cycle.

### 7.6 Oscillator

An on-chip oscillator generates the clock signal required for the A/D conversion cycle and for refreshing the auto-zeroed buffer amplifier. When using this oscillator the EXT pin has to be connected to $\mathrm{V}_{\mathrm{SS}}$. At the OSC pin the oscillator frequency is available.

If the EXT pin is connected to $\mathrm{V}_{\mathrm{DD}}$ the oscillator output OSC is switched to a high-impedance state allowing the user to feed an external clock signal to OSC.

## 8-bit A/D and D/A converter

## 8 CHARACTERISTICS OF THE I²C-BUS

The $\mathrm{I}^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.


Fig. 12 Bit transfer.

### 8.2 Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).


Fig. 13 Definition of START and STOP condition.

## 8-bit A/D and D/A converter

### 8.3 System configuration

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.


Fig. 14 System configuration.

### 8.4 Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 15 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus.

## 8 -bit $A / D$ and $D / A$ converter

## $8.5 \quad \mathrm{I}^{2} \mathrm{C}$-bus protocol

After a start condition a valid hardware address has to be sent to a PCF8591 device. The read/write bit defines the direction of the following single or multiple byte data transfer. For the format and the timing of the start condition (S), the stop condition $(P)$ and the acknowledge bit $(A)$ refer to the ${ }^{2} \mathrm{C}$-bus characteristics. In the write mode a data transfer is terminated by sending either a stop condition or the start condition of the next data transfer.


Fig. 16 Bus protocol for write mode, D/A conversion.


Fig. 17 Bus protocol for read mode, A/D conversion.

## 9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage (pin 16) | -0.5 | +8.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage (any input) | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC input current | - | $\pm 10$ | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | - | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ current | - | $\pm 50$ | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation per package | - | 300 | mW |
| $\mathrm{P}_{\mathrm{O}}$ | power dissipation per output | - | 100 | mW |
| $\mathrm{~T}_{\text {amb }}$ | operating ambient temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## 10 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However it is good practice to take normal precautions appropriate to handling MOS devices (see "Handling MOS devices").

## 11 DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage (operating) |  | 2.5 | - | 6.0 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current standby operating, AOUT off operating, AOUT active | $\begin{aligned} & V_{I}=V_{S S} \text { or } V_{D D} ; \text { no load } \\ & f_{S C L}=100 \mathrm{kHz} \\ & f_{S C L}=100 \mathrm{kHz} \end{aligned}$ | - | $\begin{array}{\|l\|} \hline 1 \\ 125 \\ 0.45 \\ \hline \end{array}$ | $\begin{aligned} & 15 \\ & 250 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {POR }}$ | Power-on reset level | note 1 | 0.8 | - | 2.0 | V |

Digital inputs/output: SCL, SDA, A0, A1, A2

| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | 0 | - | $0.3 \times V_{D D}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| IL | leakage current $\begin{aligned} & \text { A0, A1, A2 } \\ & \text { SCL, SDA } \end{aligned}$ | $\begin{aligned} & V_{1}=V_{S S} \text { to } V_{D D} \\ & V_{I}=V_{S S} \text { to } V_{D D} \end{aligned}$ | $\begin{aligned} & -250 \\ & -1 \end{aligned}$ | - | $\begin{aligned} & +250 \\ & +1 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | - | - | 5 | pF |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW level SDA output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3.0 | - | - | mA |

## Reference voltage inputs

| $\mathrm{V}_{\text {REF }}$ | reference voltage | $\mathrm{V}_{\mathrm{REF}}>\mathrm{V}_{\mathrm{AGND}} ;$ note 2 | $\mathrm{V}_{\mathrm{SS}}+1.6$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{AGND}}$ | analog ground voltage | $\mathrm{V}_{\mathrm{REF}}>\mathrm{V}_{\mathrm{AGND}} ;$ note 2 | $\mathrm{V}_{\mathrm{SS}}$ | - | $\mathrm{V}_{\mathrm{DD}}-0.8$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current |  | -250 | - | +250 | nA |
| $\mathrm{R}_{\mathrm{REF}}$ | input resistance | pins $\mathrm{V}_{\text {REF }}$ and AGND | - | 100 | - | $\mathrm{k} \Omega$ |

## Oscillator: OSC, EXT

| $I_{\mathrm{LI}}$ | input leakage current |  | - | - | 250 | nA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| fosc | oscillator frequency |  | 0.75 | - | 1.25 | MHz |

## Notes

1. The power on reset circuit resets the $I^{2} C$-bus logic when $V_{D D}$ is less than $V_{P O R}$.
2. A further extension of the range is possible, if the following conditions are fulfilled:
$\frac{\mathrm{V}_{\text {REF }}+\mathrm{V}_{\text {AGND }}}{2} \geq 0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}-\frac{\mathrm{V}_{\text {REF }}+\mathrm{V}_{\text {AGND }}}{2} \geq 0.4 \mathrm{~V}$

## 8 -bit $A / D$ and $D / A$ converter

PCF8591

## 12 D/A CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{AGND}}=0 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Analog output |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OA}}$ | output voltage | no resistive load | $\mathrm{V}_{\mathrm{SS}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{SS}}$ | - | $0.9 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{LO}}$ | output leakage current | AOUT disabled | - | - | 250 | nA |

## Accuracy

| $\mathrm{OS}_{\mathrm{e}}$ | offset error | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | - | 50 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{L}_{\mathrm{e}}$ | linearity error |  | - | - | $\pm 1.5$ | LSB |
| $\mathrm{G}_{\mathrm{e}}$ | gain error | no resistive load | - | - | 1 | $\%$ |
| $\mathrm{t}_{\mathrm{DAC}}$ | settling time | to $1 / 2 \mathrm{LSB}$ full scale step | - | - | 90 | $\mu \mathrm{~s}$ |
| $\mathrm{f}_{\mathrm{DAC}}$ | conversion rate |  | - | - | 11.1 | kHz |
| SNRR | supply noise rejection ratio | $\mathrm{f}=100 \mathrm{~Hz} ;$ <br> $\mathrm{V}_{\mathrm{DDN}}=0.1 \times \mathrm{V}_{\mathrm{PP}}$ | - | 40 | - | dB |

## 13 A/D CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{AGND}}=0 \mathrm{~V} ; \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog inputs |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IA }}$ | analog input voltage |  | $\mathrm{V}_{S S}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\text {LIA }}$ | analog input leakage current |  | - | - | 100 | nA |
| $\mathrm{C}_{\text {IA }}$ | analog input capacitance |  | - | 10 | - | pF |
| $\mathrm{C}_{\text {ID }}$ | differential input capacitance |  | - | 10 | - | pF |
| $\mathrm{V}_{\text {IS }}$ | single-ended voltage | measuring range | $\mathrm{V}_{\text {AGND }}$ | - | $\mathrm{V}_{\text {REF }}$ | V |
| $\mathrm{V}_{\text {ID }}$ | differential voltage | measuring range; $V_{F S}=V_{R E F}-V_{A G N D}$ | $\frac{-V_{F S}}{2}$ | - | $\frac{+V_{F S}}{2}$ | V |

## Accuracy

| $\mathrm{OS}_{\mathrm{e}}$ | offset error | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | - | 20 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{L}_{\mathrm{e}}$ | linearity error |  | - | - | $\pm 1.5$ | LSB |
| $\mathrm{G}_{\mathrm{e}}$ | gain error |  | - | - | 1 | $\%$ |
| $\mathrm{GS}_{\mathrm{e}}$ | small-signal gain error | $\Delta \mathrm{V}_{\mathrm{i}}=16 \mathrm{LSB}$ | - | - | 5 | $\%$ |
| CMRR | common-mode rejection ratio |  | - | 60 | - | dB |
| SNRR | supply noise rejection ratio | $\mathrm{f}=100 \mathrm{~Hz} ;$ <br> $\mathrm{V}_{\mathrm{DDN}}=0.1 \times \mathrm{V}_{\mathrm{PP}}$ | - | 40 | - | dB |
| $\mathrm{t}_{\mathrm{ADC}}$ | conversion time |  | - | - | 90 | $\mu \mathrm{~s}$ |
| $\mathrm{f}_{\mathrm{ADC}}$ | sampling/conversion rate |  | - | - | 11.1 | kHz |

## 8 -bit A/D and D/A converter


a. Internal oscillator; $\mathrm{Tamb}=+27^{\circ} \mathrm{C}$.
b. External oscillator.

Fig. 18 Operating supply current as a function of supply voltage (analog output disabled).


a. Output impedance near negative power rail; $\mathrm{T}_{\mathrm{amb}}=+27^{\circ} \mathrm{C}$.
b. Output impedance near positive power rail; $\mathrm{T}_{\mathrm{amb}}=+27^{\circ} \mathrm{C}$.

The x -axis represents the hex input-code equivalent of the output voltage.
Fig. 19 Output impedance of analog output buffer (near power rails).

## 8 -bit $A / D$ and $D / A$ converter

PCF8591

## 14 AC CHARACTERISTICS

All timing values are valid within the operating supply voltage and ambient temperature range and reference to $\mathrm{V}_{\mathrm{IL}}$ and $V_{I H}$ with an input voltage swing of $V_{S S}$ to $V_{D D}$.

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$-bus timing (see Fig.20; note 1) |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency | - | - | 100 | kHz |
| $\mathrm{t}_{\text {SP }}$ | tolerable spike width on bus | - | - | 100 | ns |
| $\mathrm{t}_{\text {BUF }}$ | bus free time | 4.7 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU;STA }}$ | START condition set-up time | 4.7 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD } ; \text { STA }}$ | START condition hold time | 4.0 | - | - | $\mu \mathrm{s}$ |
| tLow | SCL LOW time | 4.7 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL HIGH time | 4.0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r}}$ | SCL and SDA rise time | - | - | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | SCL and SDA fall time | - | - | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; DAT }}$ | data set-up time | 250 | - | - | ns |
| $\mathrm{t}_{\text {HD; DAT }}$ | data hold time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{VD} ; \text { DAT }}$ | SCL LOW-to-data out valid | - | - | 3.4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Su; }}$ STO | STOP condition set-up time | 4.0 | - | - | $\mu \mathrm{s}$ |

## Note

1. A detailed description of the $\mathrm{I}^{2} \mathrm{C}$-bus specification, with applications, is given in brochure "The $I^{2} C$-bus and how to use it". This brochure may be ordered using the code 939839340011.
PROTOCOL

|  | START | BIT 7 | BIT 6 |  |
| :--- | :---: | :---: | :---: | :---: |
|  | CONDITION | MSB | (A6) |  |
|  | (S) | (A7) |  |  |


| BIT 0 | ACKNOWLEDGE | STOP |  |
| :---: | :---: | :---: | :---: |
| LSB | (A) | CONDITION |  |
| $(R / \bar{W})$ |  | $(P)$ |  |



Fig. $20 \mathrm{I}^{2} \mathrm{C}$-bus timing diagram; rise and fall times refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.

## 8-bit A/D and D/A converter

## 15 APPLICATION INFORMATION

Inputs must be connected to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ when not in use. Analog inputs may also be connected to $A G N D$ or $\mathrm{V}_{\text {REF }}$.
In order to prevent excessive ground and supply noise and to minimize cross-talk of the digital to analog signal paths the user has to design the printed-circuit board layout very carefully. Supply lines common to a PCF8591 device and noisy digital circuits and ground loops should be avoided. Decoupling capacitors ( $>10 \mu \mathrm{~F}$ ) are recommended for power supply and reference voltage inputs.


Fig. 21 Application diagram.

## 8 -bit A/D and D/A converter

## 16 PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads ( $\mathbf{3 0 0}$ mil)


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\underset{\max .}{A}$ | $\begin{gathered} \mathbf{A}_{\mathbf{1}} \\ \mathbf{m i n} . \end{gathered}$ | $\mathbf{A}_{2}$ max. | b | $\mathrm{b}_{1}$ | $\mathrm{b}_{2}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathbf{M}_{\mathrm{H}}$ | w | $\underset{\max }{Z^{(1)}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 4.2 | 0.51 | 3.2 | $\begin{aligned} & 1.73 \\ & 1.30 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 19.50 \\ & 18.55 \end{aligned}$ | $\begin{aligned} & 6.48 \\ & 6.20 \end{aligned}$ | 2.54 | 7.62 | $\begin{aligned} & 3.60 \\ & 3.05 \end{aligned}$ | $\begin{aligned} & 8.25 \\ & 7.80 \end{aligned}$ | $\begin{gathered} 10.0 \\ 8.3 \end{gathered}$ | 0.254 | 0.76 |
| inches | 0.17 | 0.020 | 0.13 | $\begin{aligned} & 0.068 \\ & 0.051 \end{aligned}$ | $\begin{aligned} & 0.021 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 0.049 \\ & 0.033 \end{aligned}$ | $\begin{aligned} & 0.014 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.77 \\ & 0.73 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.24 \end{aligned}$ | 0.10 | 0.30 | $\begin{aligned} & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.31 \end{aligned}$ | $\begin{aligned} & 0.39 \\ & 0.33 \end{aligned}$ | 0.01 | 0.030 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT38-4 |  |  |  | $\cdots$ - | $\begin{aligned} & -92-11-17 \\ & 95-01-14 \end{aligned}$ |


| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.30 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 10.1 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 8^{\circ} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.10 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.41 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.050 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT162-1 | 075E03 | MS-013 |  | $\square$ ¢ | $\begin{aligned} & -97-05-22 \\ & 99-12-27 \end{aligned}$ |

## 8-bit A/D and D/A converter

## 17 SOLDERING

### 17.1 Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

### 17.2 Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is $260^{\circ} \mathrm{C}$; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $\mathrm{T}_{\text {stg }}$ (max) $)$. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### 17.3 Manual soldering

Apply the soldering iron ( 24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than $300^{\circ} \mathrm{C}$ it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and $400^{\circ} \mathrm{C}$, contact may be up to 5 seconds.
17.4 Suitability of through-hole mount IC packages for dipping and wave soldering methods

| PACKAGE | SOLDERING METHOD |  |
| :--- | :--- | :--- |
|  | DIPPING |  |
| DBS, DIP, HDIP, SDIP, SIL | suitable | WAVE |

## Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

## 18 DATA SHEET STATUS

| LEVEL | DATA SHEET <br> STATUS $^{(1)}$ | PRODUCT <br> STATUS |
| :--- | :--- | :--- | :--- |
| I)(3) |  |  |$\quad$ Objective data | Development | This data sheet contains data from the objective specification for product <br> development. Philips Semiconductors reserves the right to change the <br> specification in any manner without notice. |  |
| :--- | :--- | :--- |
| II | Preliminary data | Qualification |
| This data sheet contains data from the preliminary specification. <br> Supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to change the specification without <br> notice, in order to improve the design and supply the best possible <br> product. |  |  |
| III | Product data | Production |
| This data sheet contains data from the product specification. Philips <br> Semiconductors reserves the right to make changes at any time in order <br> to improve the design, manufacturing and supply. Relevant changes will <br> be communicated via a Customer Product/Process Change Notification <br> (CPCN). |  |  |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 19 DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition-Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 20 DISCLAIMERS

Life support applications - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 21 PURCHASE OF PHILIPS $I^{2} \mathrm{C}$ COMPONENTS

Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

## Philips Semiconductors - a worldwide company

## Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 402724825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

