
INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook

1998 Jun 10



HILIP

Semiconductors

Philips

74LV573

FEATURES

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0V to 3.6V
- Accepts TTL input levels between V_{CC} = 2.7V and V_{CC} = 3.6V
- Typical V_{OLP} (output ground bounce) < 0.8V at V_{CC} = 3.3V, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2V at V_{CC} = 3.3V, T_{amb} = 25°C
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors/microcomputer
- Common 3-State output enable input
- Output capability: bus driver
- I_{CC} category: MSI

DESCRIPTION

The 74LV573 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT573.

The 74LV573 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (LE) input and an output enable (\overline{OE}) input are common to all internal latches.

The '573' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When $\overline{\text{OE}}$ is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The '573' is functionally identical to the '563' and the '373', but the '563' has inverted outputs and the '373' has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay Dn to Qn LE to Qn	$C_L = 15 pF$ $V_{CC} = 3.3V$	12 13	ns
CI	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per latch	Notes 1, 2	26	pF

NOTES:

- 1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W)

$$\begin{split} P_D &= C_{PD} \times V_{CC}{}^2 \, x \, f_i + \sum \left(C_L \times V_{CC}{}^2 \times f_o \right) \text{ where:} \\ f_i &= \text{input frequency in MHz; } C_L &= \text{output load capacity in pF;} \end{split}$$

 $f_o =$ output frequency in MHz; $V_{CC} =$ supply voltage in V;

- $\sum (C_L \times V_{CC}^2 \times f_0) =$ sum of the outputs.
- 2. The condition is $V_I = GND$ to V_{CC} .

ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic DIL	–40°C to +125°C	74LV573 N	74LV573 N	SOT146-1
20-Pin Plastic SO -40°C to +125°C		74LV573 D	74LV573 D	SOT163-1
20-Pin Plastic SSOP Type II -40°C to +125°C		74LV573 DB	74LV573 DB	SOT339-1
20-Pin Plastic TSSOP Type I -40°C to +125°C		74LV573 PW	74LV573PW DH	SOT360-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	OE	Output enabled input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	D0D7	Data inputs
19, 18, 17, 16, 15, 14, 13, 12	Q0–Q7	Data outputs
10	GND	Ground (0V)
11	LE	Latch enable input (active HIGH)
20	VCC	Positive supply voltage

FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL	OUTPUTS
OPERATING MODES	ŌĒ	LE	Dn	LATCHES	Q0 to Q7
Enable and read register (transparent mode)	L L	H H	L H	L H	L H
Latch and read register	L L	L L	l h	L H	L H
Latch register and disable outputs	H H	L	l h	L H	Z Z


H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition


= LOW voltage level L

LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition
Z = High impedance OFF-state

PIN CONFIGURATION







Philips Semiconductors

LOGIC SYMBOL (IEEE/IEC)

11

1

2

3

4

5

6

7

8

9

C1

1D

 \triangleright

 ∇

19

18

17

16

15

14

13

12


SV00703

EN1

Octal D-type transparent latch (3-State)



LOGIC DIAGRAM





LATCH 1 TO 8

2

3

4 D2

5

6

7

8 D6

9

11 LE

1

D0

D1

D3

D4

D5

D7

OE

Q0 19

18

17

Q3 16

Q1

Q2

Q4 15

Q5 14

Q6 13

Q7 12

SV00704

3-STATE OUTPUTS

Ο

74LV573

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
±I _{IK}	DC input diode current	$V_{\rm I} < -0.5 \text{ or } V_{\rm I} > V_{\rm CC} + 0.5 V$	20	mA
±І _{ОК}	DC output diode current	$V_{\rm O}$ < -0.5 or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5V	50	mA
±ΙΟ	DC output source or sink current – bus driver outputs	$-0.5V < V_O < V_{CC} + 0.5V$	35	mA
±I _{GND} , ±I _{CC}	DC V _{CC} or GND current for types with -bus driver outputs		70	mA
T _{stg}	Storage temperature range		-65 to +150	°C
	Power dissipation per package	for temperature range: -40 to +125°C		
р	-plastic DIL	above +70°C derate linearly with 12mW/K	750	mW
P _{tot}	–plastic mini-pack (SO)	above +70°C derate linearly with 8 mW/K	500	11100
	-plastic shrink mini-pack (SSOP and TSSOP)	above +60°C derate linearly with 5.5 mW/K	400	

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	5.5	V
VI	Input voltage		0	-	V _{CC}	V
Vo	Output voltage		0	-	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times	$\begin{array}{l} V_{CC} = 1.0V \text{ to } 2.0V \\ V_{CC} = 2.0V \text{ to } 2.7V \\ V_{CC} = 2.7V \text{ to } 3.6V \\ V_{CC} = 3.6V \text{ to } 5.5V \end{array}$			500 200 100 50	ns/V

NOTE:

1. The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 5.5V.

DC CHARACTERISTICS FOR THE LV FAMILY

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			LIMITS							
SYMBOL PARAMETER	PARAMETER	TEST CONDITIONS	-40)°C to +8	5°C	-40°C to	o +125°C	רואט [
			MIN	TYP ¹	MAX	MIN	MAX]		
		$V_{CC} = 1.2V$	0.9			0.9				
V	VIH HIGH level Input	$V_{CC} = 2.0 V$	1.4			1.4] _v		
ЧН	voltage	V _{CC} = 2.7 to 3.6V	2.0			2.0] `		
		$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$	0.7*V _{CC}			0.7*V _{CC}]		
		$V_{CC} = 1.2V$			0.3		0.3			
VIL	LOW level Input	$V_{CC} = 2.0 V$			0.6		0.6	V		
۰IL	voltage	V _{CC} = 2.7 to 3.6V			0.8		0.8	l .		
		V _{CC} = 4.5 to 5.5			0.3*V _{CC}		0.3*V _{CC}			
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 100 \mu A$		1.2						
		V_{CC} = 2.0V; V_I = V_{IH} or $V_{IL;}$ – I_O = 100 μ A	1.8	2.0		1.8		- - V		
	HIGH level output voltage; all outputs	V_{CC} = 2.7V; V_I = V_{IH} or $V_{IL;}$ – I_O = 100 μ A	2.5	2.7		2.5				
V _{OH}		V_{CC} = 3.0V; V_I = V_{IH} or $V_{IL;}$ – I_O = 100 μ A	2.8	3.0		2.8				
OIT		$V_{CC} = 4.5 \text{V}; \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL};} - \text{I}_{\text{O}} = 100 \mu \text{A}$	4.3	4.5		4.3				
	HIGH level output voltage; BUS driver	V_{CC} = 3.0V; V_{I} = V_{IH} or $V_{IL;}$ –I $_{O}$ = 8mA	2.40	2.82		2.20]		
	outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 16 \text{mA}$	3.60	4.20		3.50]		
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 100 \mu A$		0						
		$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	1		
	LOW level output voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 100 \mu A$		0	0.2		0.2	1		
V _{OL}	voltago, an outputo	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2			
- OL		$V_{CC} = 4.5 \text{V}; \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL};} \text{I}_{\text{O}} = 100 \mu \text{A}$		0	0.2		0.2	1		
	LOW level output	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 8mA$		0.20	0.40		0.50	1		
	voltage; BUS driver outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 16mA$		0.35	0.55		0.65	1		
I	Input leakage current	$V_{CC} = 5.5V; V_1 = V_{CC} \text{ or GND}$			1.0		1.0	μA		
I _{OZ}	3-State output OFF-state current	$V_{CC} = 5.5V; V_I = V_{IH} \text{ or } V_{IL};$ $V_O = V_{CC} \text{ or GND}$			5		10	μA		
I _{CC}	Quiescent supply current; MSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		160	μA		
ΔI_{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7V$ to 3.6V; $V_1 = V_{CC} - 0.6V$			500		850	μA		

NOTE:

1. All typical values are measured at T_{amb} = 25°C.

74LV573

AC CHARACTERISTICS

 $GND = 0V; \ t_{f} = t_{f} \leq 2.5 ns; \ C_{L} = 50 pF; \ R_{L} = 1 K \Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	LIMITS 40 to +85 °	С		IITS +125 ℃	UNIT
			V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	
			1.2	-	75	-	-	-	
			2.0	-	26	39	-	49	
t _{PHL} /t _{PLH}	t _{PHL} /t _{PLH} Propagation delay Dn to Qn	Figures 1, 5	2.7	-	19	29	-	36	ns
	Dirito dir		3.0 to 3.6	-	14 ²	23	-	29	
			4.5 to 5.5	-	_	19	-	24	
			1.2	-	80	-	-	-	
			2.0	- 1	27	43	-	53	
t _{PHL} /t _{PLH}	Propagation delay LE to Qn	Figures 2, 5	2.7	-	20	31	-	34	ns
		3.0 to 3.6	-	15 ²	25	-	31		
			4.5 to 5.5	-	-	21	-	26	
3-State output t _{PZH} /t _{PZL} enable time		1.2	-	70	-	-	-		
		2.0	-	24	37	-	48	ns	
	Figures 3, 5	2.7	-	18	28	-	35		
	OE to Qn		3.0 to 3.6	-	13 ²	22	-	28	
			4.5 to 5.5	-	-	18	-	23	
		Figures 3, 5	1.2	-	80	-	-	-	ns
	3-State output		2.0	-	29	39	-	48	
t _{PHZ} /t _{PLZ}	disable time		2.7	-	22	29	-	36	
	OE to Qn		3.0 to 3.6	-	17 ²	24	-	29	
			4.5 to 5.5	-	-	20	-	24	
			2.0	34	9	-	41	-	
t _W	LE pulse width HIGH	Figure 2	2.7	25	6	-	30	-	ns
			3.0 to 3.6	20	5 ²	-	24	-	
			1.2	-	25	-	-	-	
	Cotur time Dr. to I F		2.0	17	9	-	20	-	
t _{su} Setup time Dn to LE	Figure 4	2.7	13	6	-	15	-	ns	
			3.0 to 3.6	10	5 ²	-	12	-	
			1.2	-	5	-	-	-	
	Hold time Dn to LE	Eiguro 4	2.0	8	2	-	8	-	20
t _h	HOID LIME DO TO LE	n to LE Figure 4	2.7	8	2	-	8	-	ns
			3.0 to 3.6	8	1 ²	-	8	-	

NOTES:

All typical values are measured at $T_{amb} = 25^{\circ}C$ 1. Typical values are measured at $V_{CC} = 3.3V$

74LV573

AC WAVEFORMS




Figure 1. Data input (D_n) to output (Q_n) propagation delays and the output transition times




Figure 2. Latch enable input (LE) pulse width, the latch enable input to output (Q_n) propagation delays and the output transition times.




Figure 3. 3-State enable and disable times




Figure 4. Data set-up and hold times for the D_n input to the LE input

NOTE:

The shaded areas indicate when the input is permitted to change for predictable output performance.

TEST CIRCUIT






Figure 5. Load circuitry for switching times





DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	v	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT146-1			SC603			-92-11-17 95-05-24	

74LV573


SOT146-1

74LV573




OUTLINE	DUTLINE REFERENCES		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1350E DATE
SOT163-1	075E04	MS-013AC				-92-11-17 95-01-24

74LV573



1998 Jun 10 Downloaded from <u>Elcodis.com</u> electronic components distributor

74LV573



Product specification

Octal D-type transparent latch (3-State)

74LV573

NOTES

74LV573

	DEFINITIONS							
Data Sheet Identification	Definition							
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.						
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.						
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.						

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96 9397-750-04453

Let's make things better.





Semiconductors

Philips