## Decimating Digital Filter

The HSP43220/883 Decimating Digital Filter is a linear phase low pass decimation filter which is optimized for filtering narrow band signals in a broad spectrum of a signal processing applications. The HSP43220/883 offers a single chip solution to signal processing application which have historically required several boards of ICs. This reduction in component count results in faster development times, as well as reduction of hardware costs.

The HSP43220/883 is implemented as a two stage filter structure. As seen in the Block Diagram, the first stage is a High Order Decimation Filter (HDF) which utilizes an efficient decimation (sample rate reduction) technique to obtain decimation up to 1024 through a coarse low-pass filtering process. The HDF provides up to 96dB aliasing rejection in the signal pass band. The second stage consists of a Finite Impulse Response (FIR) decimation filter structured as a transversal FIR filter with up to 512 symmetric taps which can implement filters with sharp transition regions. The FIR can perform further decimation by up to 16 if required, while preserving the 96 dB aliasing attenuation obtained by the HDF. The combined total decimation capability is 16,384 .

The HSP43220/883 accepts 16-bit parallel data in 2's complement format at sampling rates up to 30MSPS. It provides a 16-bit microprocessor compatible interface to simplify the task of programming and three-state outputs to allow the connection of several ICs to a common bus. The HSP43220/883 also provides the capability to bypass either the HDF or the FIR for additional flexibility.

## Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Single Chip Narrow Band Filter with up to 96 dB Attenuation
- DC to 25.6 MHz Clock Rate
- 16-Bit 2's Complement Input
- 20-Bit Coefficients in FIR
- 24-Bit Extended Precision Output
- Programmable Decimation up to a Maximum of 16,384
- Standard 16-Bit Microprocessor Interface
- Filter Design Software Available DECl•MATE ${ }^{\text {TM }}$


## Applications

- Very Narrow Band Filters
- Zoom Spectral Analysis
- Channelized Receivers


## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :--- | :--- | :--- |
| HSP43220GM-15/883 | -55 to 125 | 84 Ld PGA | G84.A |
| HSP43220GM-25/883 | -55 to 125 | 84 Ld PGA | G84.A |

## Block Diagram




## Operating Conditions

Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +4.5V to 5.5V
Temperature Range. . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

## Thermal Information

$\begin{array}{cccc}\text { Thermal Resistance (Typical, Note 1) } & \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) & \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\ \text { PGA Package. . . . . . . . . . . . . . . . } & 35 & 5\end{array}$
Maximum Package Power Dissipation at $125^{\circ} \mathrm{C}$
PGA Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.52
Maximum Junction Temperature ............................ $175^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
Die Characteristics
Number of Gates
48,250

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

TABLE 1. DC ELECTRICAL PERFORMANCE SPECIFICATIONS
Devices Guaranteed and $100 \%$ Tested

| PARAMETER | SYMBOL | TEST CONDITIONS | GROUP A SUBGROUPS | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP |  |
| Logical One Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 2.2 | - | V |
| Logical Zero Input Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{CC}}-4.5 \mathrm{~V}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 0.8 | V |
| Output HIGH Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{I} \mathrm{OH}=400 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}(\text { Note 2) } \end{aligned}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 2.6 | - | V |
| Output LOW Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{IOL}=2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}(\text { Note 2) } \end{aligned}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 0.4 | V |
| Input Leakage Current | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | -10 | +10 | $\mu \mathrm{A}$ |
| Output Leakage Current | Io | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | -10 | +10 | $\mu \mathrm{A}$ |
| Clock Input High | $\mathrm{V}_{\text {IHC }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 3.0 | - | V |
| Clock Input Low | VILC | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 0.8 | V |
| Standby Power Supply Current | ICCSB | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \text { Outputs Open } \end{aligned}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 500 | $\mu \mathrm{A}$ |
| Operating Power Supply Current | ICCOP | $\begin{aligned} & \mathrm{f}=15.0 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \text { (Note 3) } \end{aligned}$ | 1, 2, 3 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 120 | mA |
| Functional Test | FT | (Note 4) | 7, 8 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | - |  |

NOTES:
2. Interchanging of force and sense conditions is permitted.
3. Operating supply current is proportional to frequency, typical rating is $8 \mathrm{~mA} / \mathrm{MHz}$.
4. Tested as follows: $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IH}}=2.6, \mathrm{~V}_{\mathrm{IL}}=0.4, \mathrm{~V}_{\mathrm{OH}} \geq 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}} \leq 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IHC}}=3.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{ILC}}=0.4 \mathrm{~V}$.

TABLE 2. AC ELECTRICAL PERFORMANCE SPECIFICATIONS
Devices Guaranteed and 100\% Tested

| PARAMETER | SYMBOL | (NOTES) <br> (NOTE 5) | GROUP A SUBGROUPS | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | -15 (15MHz) |  | -25 (25.6MHz) |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX | MIN | MAX |  |
| Input Clock Period | ${ }^{\text {t }}$ CK |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 66 | - | 39 | - | ns |
| FIR Clock Period | $\mathrm{t}_{\text {FIR }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 66 | - | 39 | - | ns |
| Clock Pulse Width Low | ${ }^{\text {tsPWL }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 26 | - | 16 | - | ns |
| Clock Pulse Width High | tspWh |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 26 | - | 16 | - | ns |
| Clock Skew Between FIR_CLK and CK_IN | ${ }^{\text {t SK }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 0 | $\mathrm{T}_{\text {FIR -25 }}$ | 0 | $\mathrm{T}_{\text {FIR }}$-19 | ns |
| RESET Pulse Width Low | trspl |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | $4 \mathrm{~T}_{\text {CK }}$ | - | $4 \mathrm{~T}_{\text {CK }}$ | - | ns |
| Recovery Time On RESET | $t_{\text {RTRS }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | $8 \mathrm{~T}_{\text {CK }}$ | - | 8 T CK | - | ns |
| $\overline{\text { ASTARTIN Pulse Width }}$ Low | ${ }_{\text {tast }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | $\mathrm{T}_{\mathrm{CK}}+10$ | - | $\mathrm{T}_{\mathrm{CK}+10}$ | - | ns |
| STARTOUT Delay From CK_IN | ${ }^{\text {t STOD }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 35 | - | 20 | ns |
| STARTIN Setup to CK_IN | tstic |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 25 | - | 15 | - | ns |
| Setup Time on DATA_IN | ${ }_{\text {t }}$ SET |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 20 | - | 16 | - | ns |
| Hold Time on All Inputs | $\mathrm{t}_{\text {HOLD }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 0 | - | 0 | - | ns |
| Write Pulse Width Low | twL |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 26 | - | 15 | - | ns |
| Write pulse Width High | twh |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 26 | - | 20 | - | ns |
| Setup Time on Address Bus Before the Rising Edge of Write | tstadd |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 28 | - | 24 | - | ns |
| Setup Time on Chip Select Before the Rising Edge of Write | tstes |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 28 | - | 24 | - | ns |
| Setup Time on Control Bus Before the Rising Edge of Write | tstcB |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 28 | - | 24 | - | ns |
| DATA_RDY Pulse Width Low | tDRPWL |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | $2 \mathrm{~T}_{\text {FIR }}-20$ | - | $2 \mathrm{~T}_{\text {FIR }}-10$ | - | ns |
| DATA_OUT Delay Relative to FIR_CK | $t_{\text {trindV }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 50 | - | 35 | ns |
| DATA_RDY Valid Delay Relative to FIR_CK | $t_{\text {frindR }}$ |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 35 | - | 25 | ns |
| DATA_OUT Delay Relative to OUT_SELH | tout |  | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 30 | - | 25 | ns |
| Output Enable to Data Out Valid | toev | Note 6 | 9, 10, 11 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 20 | - | 20 | ns |

NOTES:
5. AC Testing: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ and 5.5 V . Inputs are driven at 3.0 V for a Logic " 1 " and 0.0 V for a Logic " 0 ". Input and output timing measurements are made at 1.5 V for both a Logic " 1 " and " 0 ". CLK is driven at 4.0 V and 0 V and measured at 2.0 V .
6. Transition is measured at $\pm 200 \mathrm{mV}$ from steady state voltage with loading as specified by test load circuit and $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}$.

TABLE 3. ELECTRICAL PERFORMANCE SPECIFICATIONS
Devices Guaranteed and 100\% Tested

| PARAMETER | SYMBOL | TEST CONDITIONS | NOTES | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | -15 (15MHz) |  | -25 (25.6MHz) |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX | MIN | MAX |  |
| CK_IN Pulse Width Low | ${ }^{\text {t }} \mathrm{CH} 1 \mathrm{~L}$ |  | 7,9 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 29 | - | 19 | - | ns |
| CK_IN Pulse Width High | ${ }_{\text {t }}$ |  | 7,9 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 29 | - | 19 | - | ns |
| CK_IN Setup to FIR_CK | ${ }^{\text {t }}$ IS |  | 7,9 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 27 | - | 17 | - | ns |
| CK_IN Hold from FIR_CK | ${ }^{\mathrm{t}} \mathrm{CIH}$ |  | 7, 9 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | 2 | - | 2 | - | ns |
| Input Capacitance | $\mathrm{ClN}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{CC}}=$ Open, $\mathrm{f}=1 \mathrm{MHz}$, All measurements are referenced to device GND | 7 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 12 | - | 12 | pF |
| Output Capacitance | Cout | $\mathrm{V}_{\mathrm{CC}}=$ Open, $\mathrm{f}=1 \mathrm{MHz}$, All measurements are referenced to device GND | 7 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 10 | - | 10 | pF |
| Output Disable Delay | toez |  | 7, 8 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 20 | - | 20 | ns |
| Output Rise Time | tor |  | 7, 8 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 8 | - | 8 | ns |
| Output Fall Time | tof |  | 7, 8 | $-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125$ | - | 8 | - | 8 | ns |

## NOTES:

7. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.
8. Loading is as specified in the test load circuit with $C_{L}=40 \mathrm{pF}$.
9. Applies only when $\mathrm{H} \_$BYP $=1$ or $\mathrm{H} \_$DRATE $=0$.

TABLE 4. APPLICABLE SUBGROUPS

| CONFORMANCE GROUPS | METHOD | SUBGROUPS |
| :--- | :---: | :---: |
| Initial Test | $100 \% / 5004$ | - |
| Interim Test | $100 \% / 5004$ | - |
| PDA | $100 \%$ | 1 |
| Final Test | $100 \%$ | $2,3,8 \mathrm{~A}, 8 \mathrm{~B}, 10,11$ |
| Group A | - | $1,2,3,7,8 \mathrm{~A}, 8 \mathrm{~B}, 9,10,11$ |
| Groups C and D | Samples/5005 | $1,7,9$ |

## Burn-In Circuit

HSP43220/883
TOP VIEW
PINS DOWN

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | GND | DATA <br> IN 1 | $\begin{aligned} & \text { DATA } \\ & \text { IN } 2 \end{aligned}$ | $\begin{gathered} \text { DATA } \\ \text { IN } 4 \end{gathered}$ | DATA IN 7 | DATA <br> IN 8 | DATA <br> IN 11 | $\begin{aligned} & \text { DATA } \\ & \text { IN } 14 \end{aligned}$ | VCC | GND | GND |
| B | $\begin{array}{\|c\|} \hline \text { START } \\ \overline{\mathbf{N}} \end{array}$ | $\begin{aligned} & \hline \text { START } \\ & \overline{\text { OUT }} \end{aligned}$ | $\begin{gathered} \text { DATA_ } \\ \text { IN } 0 \end{gathered}$ | $\begin{gathered} \text { DATA } \\ \text { IN } 3 \end{gathered}$ | DATA IN 6 | DATA <br> IN 13 | DATA <br> IN 12 | DATA_ <br> IN 15 | CLK_IN | $\mathrm{V}_{\mathrm{CC}}$ | DATA OUT 1 |
| C | ASTART <br> $\overline{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | DATA IN 0 | DATA IN 9 | DATA <br> IN 10 |  |  | DATA OUT 0 | DATA OUT 2 |
| D | A1 | RESET |  |  |  |  |  |  |  | DATA OUT 3 | DATA OUT 4 |
| E | CS | WR | A0 |  |  |  |  |  | DATA OUT 5 | DATA OUT 3 | DATA OUT 7 |
| F | $\begin{gathered} \text { C_BUS } \\ 10 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 15 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 14 \end{gathered}$ |  |  |  |  |  | $\begin{aligned} & \text { DATA_ } \\ & \text { OUT } 9 \end{aligned}$ | $\mathrm{V}_{\mathrm{Cc}}$ | DATA OUT 8 |
| G | $\begin{array}{\|c\|} \hline \text { C_BUS } \\ 12 \end{array}$ | $\begin{gathered} \hline \text { C_BUS } \\ 11 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 13 \end{gathered}$ |  |  |  |  |  | $\begin{aligned} & \text { DATA_ } \\ & \text { OUT } 10 \end{aligned}$ | GND | DATA_ OUT 11 |
| H | $\begin{gathered} \text { C_BUS } \\ 9 \end{gathered}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  |  |  |  |  |  | DATA OUT 13 | DATA OUT 12 |
| J | GND | $\begin{gathered} \text { C_BUS } \\ 7 \end{gathered}$ |  |  | OUT SELH | GND | $\begin{gathered} \text { FIR_}_{-} \\ \text {CK } \end{gathered}$ |  |  | $\begin{aligned} & \text { DATA_ } \\ & \text { OUT } 16 \end{aligned}$ | DATA OUT 14 |
| K | $\begin{gathered} \text { C_BUS } \\ 8 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 5 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 4 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 1 \end{gathered}$ | OUT_ EMP | $\mathrm{V}_{\mathrm{cc}}$ | GND | DATA OUT 22 | $\begin{aligned} & \text { DATA_ } \\ & \text { OUT } 19 \end{aligned}$ | $\begin{aligned} & \text { DATA } \\ & \text { OUT } 17 \end{aligned}$ | DATA OUT 15 |
| L | $\begin{gathered} \text { C_BUS } \\ 6 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 3 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 2 \end{gathered}$ | $\begin{gathered} \text { C_BUS } \\ 0 \end{gathered}$ | $\begin{aligned} & \text { OUT_- } \\ & \text { ENX } \end{aligned}$ | DATA RDY | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & \text { DATA_ } \\ & \text { OUT } 23 \end{aligned}$ | $\begin{aligned} & \text { DATA_ } \\ & \text { OUT } 21 \end{aligned}$ | $\begin{aligned} & \text { DATA_ } \\ & \text { OUT } 20 \end{aligned}$ | DATA OUT 18 |

BURN-IN CIRCUIT SIGNALS

| PIN LEAD | PIN NAME | BURN-IN SIGNAL | PIN LEAD | PIN NAME | BURN-IN SIGNAL | PIN LEAD | PIN NAME | BURN-IN SIGNAL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | GND | GND | C1 | $\overline{\text { ASTARTIN }}$ | F15 | F11 | DATA_OUT 3 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| A2 | DATA_IN 1 | F2 | C2 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | G1 | C_BUS 12 | F5 |
| A3 | DATA_IN 2 | F3 | C5 | DATA_IN 5 | F6 | G2 | C_BUS 11 | F4 |
| A4 | DATA_IN 4 | F5 | C6 | DATA_IN 9 | F2 | G3 | C_BUS 13 | F6 |
| A5 | DATA_IN 7 | F8 | C7 | DATA_IN 10 | F3 | G9 | DATA_OUT 10 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| A6 | DATA_IN 8 | F1 | C10 | DATA_OUT 0 | $\mathrm{V}_{\mathrm{CC}} / 2$ | G10 | GND | GND |
| A7 | DATA_IN 11 | F4 | C11 | DATA_OUT 2 | $\mathrm{V}_{\mathrm{CC}} / 2$ | G11 | DATA_OUT 11 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| A8 | DATA_IN 14 | F7 | D1 | A1 | F14 | HI | C_BUS 9 | F2 |
| A9 | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {CC }}$ | D2 | $\overline{\text { RESET }}$ | F16 | H2 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| A10 | GND | GND | D10 | DATA_OUT 3 | $\mathrm{V}_{\mathrm{CC}} / 2$ | H10 | DATA_OUT 13 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| A11 | GND | GND | D11 | DATA_OUT 4 | $\mathrm{V}_{\mathrm{CC}} / 2$ | H11 | DATA_OUT 12 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| B1 | $\overline{\text { STARTIN }}$ | F15 | E1 | $\overline{\mathrm{CS}}$ | F11 | J1 | GND | GND |
| B2 | STARTOUT | $\mathrm{V}_{\mathrm{CC}} / 2$ | E2 | $\overline{\mathrm{WR}}$ | F11 | J2 | C_BUS 7 | F8 |
| B3 | DATA_IN 0 | F1 | E3 | A0 | F13 | J5 | OUT_SEL | F10 |
| B4 | DATA_IN 3 | F4 | E9 | DATA_OUT 5 | $\mathrm{V}_{\mathrm{CC}} / 2$ | J6 | GND | GND |
| B5 | DATA_IN 6 | F7 | E10 | DATA_OUT 6 | $\mathrm{V}_{\mathrm{CC}} / 2$ | J8 | FIR_CK | F0 |

BURN-IN CIRCUIT SIGNALS (CONTINUED)

| PIN LEAD | PIN NAME | BURN-IN SIGNAL | PIN LEAD | PIN NAME | BURN-IN SIGNAL | PIN LEAD | PIN NAME | BURN-IN SIGNAL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B6 | DATA_IN 13 | F6 | E11 | DATA_OUT 7 | $\mathrm{V}_{\mathrm{CC}} / 2$ | J10 | DATA_OUT 16 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| B7 | DATA_IN 12 | F5 | F1 | C_BUS 10 | F3 | J11 | DATA_OUT 14 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| B8 | DATA_IN 15 | F8 | F2 | C_BUS 15 | F8 | K1 | C_BUS 8 | F1 |
| B9 | CK_IN | F0 | F3 | C_BUS 14 | F7 | K2 | C_BUS 5 | F6 |
| B10 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | F9 | DATA_OUT9 | $\mathrm{V}_{\mathrm{CC}} / 2$ | K3 | C_BUS 4 | F5 |
| B11 | DAT_OUT 1 | $\mathrm{V}_{\mathrm{CC}} / 2$ | F10 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | K4 | C_BUS 1 | F2 |
| K5 | OUT_ENP | F9 | K11 | DATA_OUT 15 | $\mathrm{V}_{\mathrm{CC}} / 2$ | L6 | DATA_ $\overline{R D Y}$ | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| K6 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | L1 | C_BUS 6 | F7 | L7 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| K7 | GND | GND | L2 | C_BUS 3 | F4 | L8 | DATA_OUT 23 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| K8 | DATA_OUT 22 | $\mathrm{V}_{\mathrm{CC}} / 2$ | L3 | C_BUS 2 | F3 | L9 | DATA_OUT 21 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| K9 | DATA_OUT 19 | $\mathrm{V}_{\mathrm{CC}} / 2$ | L4 | C_BUS 0 | F1 | L10 | DATA_OUT 20 | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| K10 | DATA_OUT 17 | $\mathrm{V}_{\mathrm{CC}} / 2$ | L5 | OUT_ENX | F9 | L11 | DATA_OUT 18 | $\mathrm{V}_{\mathrm{CC}} / 2$ |

NOTES:
10. $\mathrm{V}_{\mathrm{CC}} / 2(2.7 \pm 10 \%)$ used for outputs only.
11. $47 \mathrm{k} \Omega( \pm 20 \%)$ resistor connected to all pins except $\mathrm{V}_{\mathrm{CC}}$ and $\operatorname{GND}$.
12. $\mathrm{V}_{\mathrm{CC}}=5.5 \pm 0.5 \mathrm{~V}$.
13. $0.1 \mu \mathrm{~F}$ (minimum) capacitor between $\mathrm{V}_{\mathrm{CC}}$ and GND per position.
14. $F 0=100 \mathrm{kHz} \pm 10 \%, F 1=F 0 / 2, F 2=F 1 / 2 \ldots F 16=F 15 / 2,40 \%-60 \%$ duty cycle.
15. Input voltage limits: $\mathrm{V}_{\mathrm{IL}}=0.8$ maximum, $\mathrm{V}_{\mathrm{IH}}=4.5 \mathrm{~V} \pm 10 \%$.

## Metal Topology

## DIE DIMENSIONS:

$348 \times 349.2 \times 19 \pm 1$ mils

## METALLIZATION:

Type: Si-AI, or Si-AI-Cu
Thickness: 8kÅ

## WORST CASE CURRENT DENSITY:

$1.18 \times 10^{5} \mathrm{~A} / \mathrm{cm}^{2}$

## GLASSIVATION:

Type: Nitrox
Thickness: 10k $\AA$

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


G84.A MIL-STD-1835 CMGA3-P84C (P-AC) 84 LEAD CERAMIC PIN GRID ARRAY PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.215 | 0.345 | 5.46 | 8.76 | - |
| A1 | 0.070 | 0.145 | 1.78 | 3.68 | 3 |
| b | 0.016 | 0.0215 | 0.41 | 0.55 | 8 |
| b1 | 0.016 | 0.020 | 0.41 | 0.51 | - |
| b2 | 0.042 | 0.058 | 1.07 | 1.47 | 4 |
| C | - | 0.080 | - | 2.03 | - |
| D | 1.140 | 1.180 | 28.96 | 29.97 | - |
| D1 | 1.000 BSC |  | 25.4 BSC |  | - |
| E | 1.140 | 1.180 | 28.96 | 29.97 | - |
| E1 | 1.000 BSC |  | 25.4 BSC |  | - |
| e | 0.100 BSC |  | 2.54 BSC |  | 6 |
| k | 0.008 REF |  | 0.20 REF |  | - |
| L | 0.120 | 0.140 | 3.05 | 3.56 | - |
| Q | 0.040 | 0.060 | 1.02 | 1.52 | 5 |
| S | 0.000 BSC |  | 0.00 BSC |  | 10 |
| S1 | 0.003 | - | 0.08 | - | - |
| M | 11 |  | 11 |  | 1 |
| N | - | 121 | - | 121 | 2 |

Rev. 1 6/28/95
NOTES:

1. " M " represents the maximum pin matrix size.
2. " N " represents the maximum allowable number of pins. Number of pins and location of pins within the matrix is shown on the pinout listing in this data sheet.
3. Dimension "A1" includes the package body and Lid for both cav-ity-up and cavity-down configurations. This package is cavity up. Dimension "A1" does not include heatsinks or other attached features.
4. Standoffs are intrinsic and shall be located on the pin matrix diagonals. The seating plane is defined by the standoffs at dimensions Q.
5. Dimension "Q" applies to cavity-up configurations only.
6. All pins shall be on the 0.100 inch grid.
7. Datum C is the plane of pin to package interface for both cavity up and down configurations.
8. Pin diameter includes solder dip or custom finishes. Pin tips shall have a radius or chamfer.
9. Corner shape (chamfer, notch, radius, etc.) may vary from that shown on the drawing. The index corner shall be clearly unique.
10. Dimension " $S$ " is measured with respect to datums $A$ and $B$.
11. Dimensioning and tolerancing per ANSI Y14.5M-1982.
12. Controlling dimension: INCH .

[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

