2) Manual-reset input.

memory devices.

Computers **Controllers**

Intelligent Instruments Critical µP Power Monitoring

period.

accuracy $(\pm 2\%)$.

MAXM Microprocessor and Non-Volatile Memory Supervisory Circuits

General Description

Applications

The MAX792/MAX820 microprocessor (µP) supervisory circuits provide the most functions for power-supply and watchdog monitoring in systems without battery

1) µP reset: Assertion of RESET and RESET outputs during power-up, power-down, and brownout conditions. RESET is guaranteed valid for V_{CC} down to 1V.

3) Two-stage power-fail warning: A separate low-line comparator compares V_{CC} to a preset threshold 120mV above the reset threshold; the low-line and reset thresholds can be programmed externally. 4) Watchdog fault output: Assertion of WDO if the watchdog input is not toggled within a preset timeout

5) Pulsed watchdog output: Advance warning of impending WDO assertion from watchdog timeout

6) Write protection of CMOS RAM, EEPROM, or other

The MAX792 and MAX820 are identical, except the MAX820 guarantees higher low-line and reset threshold

that causes hardware shutdown.

backup. Built-in features include the following:

Features

- ♦ **Manual-Reset Input**
- ♦ **200ms Power-OK/Reset Time Delay**
- ♦ **Independent Watchdog Timer—Preset or Adjustable**
- ♦ **On-Board Gating of Chip-Enable Signals**
- ♦ **Memory Write-Cycle Completion**
- ♦ **10ns (max) Chip-Enable Gate Propagation Delay**
- ♦ **Voltage Monitor for Overvoltage Warning**
- ♦ **±2% Reset and Low-Line Threshold Accuracy (MAX820, external programming mode)**

Ordering Information

Ordering Information continued at end of data sheet. * Dice are tested at $T_A = +25^{\circ}C$, DC parameters only.

**These parts offer a choice of five different reset threshold voltages. Select the letter corresponding to the desired nominal reset threshold voltage and insert it into the blank to complete the part number.

Typical Operating Circuit

NUXXVIN

__ Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Ranges:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.65V$ to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

2 ___

MAXIM

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.65V$ to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

MXXVIVI

ELECTRICAL CHARACTERISTICS (continued)

 $(10^{-6} - 2.65V)$ to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

Note 1: The minimum operating voltage is 2.65V; however, the device is guaranteed to operate down to its preset reset threshold.

Note 2: Pulling RESET IN/INT below 60mV selects internal threshold mode and connects the internal voltage divider to the reset and low-line comparators. External programming mode allows an external resistor divider to set the low-line and reset thresholds (see Figure 4).

Note 3: The Chip-Enable Propagation delay is measured from the 50% point at CE IN to the 50% point at CE OUT.

__Typical Operating Characteristics

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

MAXIM

1n 1m

10n 100n

CSWT (F)

____________________________Typical Operating Characteristics (continued)

0 25 50 75 100 125 150 175 200 225 250

CLOAD (pF)

MAX792/MAX820 **MAX792/MAX820**

6 ___

__Pin Description

MAX792/MAX820 **MAX792/MAX820**

Detailed Description

Manual-Reset Input

Many µP-based products require manual-reset capability, allowing the operator to initiate a reset. The manual/external-reset input (MR) can connect directly to a switch without an external pull-up resistor or debouncing network. MR internally connects to a 1.30V comparator, and has a high-impedance pull-up to V_{CC} , as shown in Figure 1. The propagation delay from asserting MR to reset asserted is typically 12µs. Pulsing MR low for a minimum of 25µs asserts the reset function (see Reset Function section). The reset output remains active as long as MR is held low, and the reset timeout period begins after MR returns high (Figure 2). To provide extra noise immunity in high-noise environments, pull MR up to V_{CC} with a 100kΩ resistor.

Use MR as either a digital logic input or as a second lowline comparator. Normal TTL/CMOS levels can be wire-OR connected via pull-down diodes (Figure 3), and open-drain/collector outputs can be wire-ORed directly.

Monitoring the Regulated Supply

The MAX792/MAX820 offer two modes for monitoring the regulated supply and providing reset and nonmaskable interrupt (NMI) signals to the µP: internal threshold mode uses the factory preset low-line and reset thresholds, and external programming mode allows the low-line and reset thresholds to be programmed externally using a resistor voltage divider (Figure 4).

Internal Threshold Mode

8 ___

Connecting the reset-input/internal-mode select pin (RESET IN/INT) to ground selects internal threshold mode (Figure 4a). In this mode, the low-line and reset thresholds are factory preset by an internal voltage divider (Figure 1) to the threshold voltages specified in the *Electrical Characteristics* (Reset Threshold Voltage and Low-Line Threshold Voltage). Connect the low-line output (LOWLINE) to the µP NMI pin, and connect the active-high reset output (RESET) or active-low reset output (RESET) to the µP reset input pin.

Additionally, the low-line input/reference-output pin (LLIN/REFOUT) connects to the internal 1.30V reference in internal threshold mode. Buffer LLIN/REFOUT with a high-impedance buffer to use it with external circuitry. In this mode, when V_{CC} is falling, LOWLINE is guaranteed to be asserted prior to reset assertion.

External Programming Mode Connecting RESET IN/INT to a voltage above 600mV

selects external programming mode. In this mode, the low-line and reset comparators disconnect from the internal voltage divider and connect to LLIN/REFOUT and RESET IN/INT, respectively (Figure 1). This mode allows flexibility in determining where in the operating voltage range the NMI and reset are generated. Set the low-line and reset thresholds with an external resistor divider, as in Figure 4b or Figure 4c. RESET typically remains valid for V_{CC} down to 2.5V; RESET is guaranteed to be valid with V_{CC} down to 1V.

Calculate the values for the resistor voltage divider in Figure 4b using the following equations:

1) R3 = $(1.30 \times V_{CC}$ MAX)/($V_{LOW \text{ LINE}} \times I_{MAX}$)

2)
$$
R2 = [(1.30 \times V_{CC} MAX)/(V_{RESET} \times I_{MAX})] - R3
$$

3) R1 = $(V_{CC}$ MAX/ I_{MAX}) - (R2 + R3).

First choose the desired maximum current through the voltage divider (I_{MAX}) when V_{CC} is at its highest (V_{CC} MAX). There are two things to consider here. First, I_{MAX} contributes to the overall supply current for the circuit, so you would generally make it as small as possible. Second, I_{MAX} cannot be too small or leakage currents will adversely affect the programmed threshold voltages; 5µA is often appropriate. Determine R3 after you have chosen I_{MAX} . Use the value for R3 to determine R2, then use both R2 and R3 to determine R1.

For example, to program a 4.75V low-line threshold and a 4.4V reset threshold, first choose I_{MAX} to be 5µA when V_{CC} = 5.5V and substitute into equation 1.

 $R3 = (1.30 \times 5.5)/(4.75 \times 5E-6) = 301.05k\Omega$.

301kΩ is the nearest standard 0.1% value. Substitute into equation 2:

R2 = $[(1.30 \times 5.5)/(4.4 \times 5E-6)] - 301kΩ = 23.95kΩ$.

The nearest 0.1% resistor value is 23.7k Ω . Finally, substitute into equation 3:

R1 = $(5.5/5E-6) - (23.7k\Omega + 301k\Omega) = 775k\Omega$.

The nearest 0.1% value resistor is 787kΩ. Determine the actual low-line threshold by rearranging equation 1 and plugging in the standard resistor values. The actual lowline threshold is 4.75V and the actual reset threshold is 4.40V. An additional resistor allows the MAX792/MAX820 to monitor the unregulated supply and provide an NMI before the regulated supply begins to fall (Figure 4c).

Both of these thresholds will vary from circuit to circuit with resistor tolerance, reference variation, and comparator offset variation. The initial thresholds for each circuit will also vary with temperature due to reference and offset drift. For highest accuracy, use the MAX820.

Figure 1. Block Diagram

MAXIM

___ 9

Figure 3. Diode "OR" connections allow multiple reset sources to connect to MR.

Low-Line Output

In internal threshold mode, the low-line comparator monitors V_{CC} with a threshold voltage typically 120mV above the reset threshold, and with 15mV of hysteresis. For normal operation (V_{CC} above the reset threshold), LOWLINE is pulled to V_{CC} . Use LOWLINE to provide an NMI to the μ P, as described in the previous section, when V_{CC} begins to fall (Figure 4).

Reset Function

The MAX792/MAX820 provide both RESET and RESET outputs. The RESET and RESET outputs ensure that the µP powers up in a known state, and prevent code-execution errors during power-up, power-down, or brownout conditions.

The reset function will be asserted during the following conditions:

- 1) V_{CC} less than the programmed reset threshold.
- 2) MR less than 1.30V typ.
- 3) Reset remains asserted for 200ms typ after V_{CC} rises above the reset threshold or after $\overline{\text{MR}}$ has exceeded 1.30V typ.

Figure 4a. Connection for Internal Threshold Mode

Figure 4b. Connection for External Threshold Programming Mode

When reset is asserted, all the internal counters are reset, the watchdog output (WDO) and watchdog-pulse output (WDPO) are set high, and the set watchdog-timeout input (SWT) is set to $(V_{CC} - 0.6V)$ if it is not already connected to V_{CC} (for internal timeouts). The chipenable transmission gate is also disabled while reset is asserted; the chip-enable input (CE IN) becomes high impedance and the chip-enable output (CE OUT) is pulled up to V_{CC} .

$$
\boldsymbol{\mathcal{W}}\boldsymbol{\mathcal{X}}\boldsymbol{\mathcal{X}}\boldsymbol{\mathcal{W}}
$$

MAX792/MAX820

MAX792/MAX820

Figure 4c. Alternative Connection for External Programming Mode

Reset Outputs (RESET and RESET**)**

The RESET output is active low and typically sinks 1.6mA at 0.1V. When deasserted, RESET sources 1.6mA at typically V_{CC} - 1.5V. The RESET output is the inverse of RESET. RESET is guaranteed to be valid down to $V_{CC} = 1V$, and an external 10k Ω pull-down resistor on RESET ensures that it will be valid with V_{CC} down to GND (Figure 5). As V_{CC} goes below 1V, the gate drive to the RESET output switch reduces accordingly, increasing the $r_{DS(ON)}$ and the saturation voltage. The 10k Ω pull-down resistor ensures that the parallel combination of switch plus resistor will be around 10kΩ and the saturation voltage will be below 0.4V while sinking 40µA. When using an external pull-down resistor of 10kΩ, the high state for the RESET output with $V_{CC} = 4.75V$ is typically 4.60V.

Overvoltage Comparator

The overvoltage comparator is an uncommitted comparator that has no effect on the operation of other chip functions. Use this input to provide overvoltage indication by connecting a voltage divider from the input supply, as in Figure 6.

Connect OVI to ground if the overvoltage function is not used. OVO goes low when OVI goes above 1.30V. With OVI below 1.30V, \overline{OVO} is actively pulled to V_{CC} and can source1µA.

Figure 5. Adding an external pull-down resistor ensures RESET is valid with V_{CC} down to GND.

Figure 6. Detecting an Overvoltage Condition

Watchdog Function

The watchdog monitors uP activity via the watchdog input (WDI). If the µP becomes inactive, WDO and WDPO are asserted. To use the watchdog function, connect WDI to a µP bus line or I/O line. If WDI remains high or low for longer than the watchdog timeout period (1.6sec nominal), WDPO and WDO are asserted, indicating a software fault condition (see Watchdog-Pulse Output and Watchdog Output sections).

Watchdog Input

If the watchdog function is unused, connect WDI to V_{CC} or GND. A change of state (high-to-low, low-to-high, or a minimum 100ns pulse) at WDI during the watchdog period resets the watchdog timer. The watchdog timer

MAXIM

__ 11

MAX792/MAX820

OZ8XAM/SPSXAM

Figure 7. WDI, WDO and WDPO Timing Diagram

default is 1.6sec. Select alternative timeout periods by connecting an external capacitor from SWT to GND (see Selecting an Alternative Watchdog Timeout section). When V_{CC} is below the reset threshold, the watchdog function is disabled.

Watchdog Output

WDO remains high if there is a transition or pulse at WDI during the watchdog timeout period. The watchdog function is disabled and \overline{WDO} is a logic high when V_{CC} is below the reset threshold. If a system reset is desired on every watchdog fault, simply diode-OR connect WDO to MR (Figure 8). When a watchdog fault occurs in this mode, WDO goes low, pulling MR low and causing a reset pulse to be issued. As soon as reset is asserted, the watchdog timer clears and WDO goes high. With WDO connected to MR, a continuous high or low on WDI will cause 200ms reset pulses to be issued every 1.6sec (SWT connected to V_{CC}). When reset is not asserted, if no transition occurs at WDI during the watchdog timeout period, WDO goes low 70ns after the falling edge of WDPO and remains low until the next transition at WDI (Figure 7). A single additional flip-flop can force the system into a hardware shutdown if there are two successive watchdog faults (Figure 8). When the MAX792/MAX820 are operated from a 5V supply, WDO has a 2 x TTL output characteristic.

Watchdog-Pulse Output

As described in the preceding section, WDPO can be used as the clock input to an external D flip-flop. Upon the absence of a watchdog edge or pulse at WDI at the end of a watchdog timeout period, WDPO will pulse low for 1.7ms. The falling edge of WDPO precedes WDO by 70ns. Since WDO is high when WDPO goes low, the flipflop's Q output remains high after WDO goes low (Figure 8). If the watchdog timer is not reset by a transition at

Figure 8. Two consecutive watchdog faults latch the system in reset.

WDI, WDO remains low and the next WDPO following a second watchdog timeout period clocks a logic low to the Q output, pulling \overline{MR} low and causing the MAX792/MAX820 latch in reset. If the watchdog timer is reset by a transition at WDI, WDO will go high and the flip-flop's Q output will remain high. Thus a system shutdown is only caused by two successive watchdog faults.

Selecting an Alternative Watchdog Timeout Period

The SWT input controls the watchdog timeout period. Connecting SWT to V_{CC} selects the internal 1.6sec watchdog timeout period. Select an alternative watchdog timeout period by connecting a capacitor between SWT and GND. Do not leave SWT floating and do not connect it to ground. The following formula determines the watchdog timeout period:

Watchdog Timeout Period =

k x (capacitor value in nF)ms

where $k = 27$ for $V_{CC} = 3V$, and $k = 16.2$ for $V_{CC} = 5V$.

This applies for capacitor values in excess of 4.7nF. If the watchdog function is unused, connect SWT to V_{CC} .

$$
\boldsymbol{\mathcal{W}}\boldsymbol{\mathcal{X}}\boldsymbol{\mathcal{X}}\boldsymbol{\mathcal{W}}
$$

Chip-Enable Signal Gating

The MAX792/MAX820 provide internal gating of chipenable (CE) signals, which prevents erroneous data from corrupting CMOS RAM in the event of an undervoltage condition. The MAX792/MAX820 use a series transmission gate from \overline{CE} IN to \overline{CE} OUT (Figure 1).

During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The 10ns max CE propagation delay from CE IN to CE OUT enables the MAX792/MAX820 to be used with most μ Ps. If \overline{CE} IN is low when reset asserts, CE OUT remains low for a short period to permit completion of the current write cycle.

Chip-Enable Input

The CE transmission gate is disabled and $\overline{\text{CE}}$ IN is high impedance (disabled mode) while reset is asserted.

During a power-down sequence when V_{CC} passes the reset threshold, the CE transmission gate disables and CE IN immediately becomes high impedance if the voltage at \overline{CE} IN is high. If \overline{CE} IN is low when reset is asserted, the CE transmission gate will disable at the moment CE IN goes high or 15µs after reset is asserted, whichever occurs first (Figure 9). This permits the current write cycle to complete during power-down.

During a power-up sequence, the CE transmission gate remains disabled and CE IN remains high impedance regardless of CE IN activity, until reset is deasserted following the reset timeout period.

While disabled, \overline{CE} IN is high impedance. When the CE transmission gate is enabled, the impedance of CE IN will appear as a 75Ω (V_{CC} = 5V) resistor in series with the load at CE OUT.

The propagation delay through the CE transmission gate depends on V_{CC} , the source impedance of the drive connected to CE IN, and the loading on CE OUT (see the Chip-Enable Propagation Delay vs. CE OUT Load Capacitance graph in the Typical Operating Characteristics). The CE propagation delay is production tested from the 50% point on CE IN to the 50% point on \overline{CE} OUT using a 50Ω driver and 50pF of load capacitance (Figure 10). For minimum propagation delay, minimize the capacitive load at $\overline{\text{CE}}$ OUT, and use a low-output-impedance driver.

Figure 9. Reset and Chip-Enable Timing

Figure 10. CE Propagation Delay Test Circuit

Chip-Enable Output

When the CE transmission gate is enabled, the impedance of $\overline{\text{CE}}$ OUT is equivalent to 75 Ω in series with the source driving \overline{CE} IN. In the disabled mode, the 75Ω transmission gate is off and an active pull-up connects from $\overline{\text{CE}}$ OUT to V_{CC}. This source turns off when the transmission gate is enabled.

Applications Information

Connect a 0.1μ F ceramic capacitor from V_{CC} to GND, as close to the device pins as possible. This reduces the probability of resets due to high-frequency powersupply transients. In a high-noise environment, additional bypass capacitance from V_{CC} to ground may be required. If long leads connect to the chip inputs, ensure that these lines are free from ringing, etc., which would forward bias the chip's protection diodes.

MAXIM

Figure 11. Alternate CE Gating

Alternative Chip-Enable Gating

Using memory devices with both CE and CE inputs allows the MAX792/MAX820 CE propagation delay to be bypassed. To do this, connect CE IN to ground, pull up \overline{CE} OUT to V_{CC} , and connect \overline{CE} OUT to the \overline{CE} input of each memory device (Figure 11). The CE input of each memory device then connects directly to the chip-select logic, which does not have to be gated by the MAX792/MAX820.

Interfacing to µPs with Bidirectional Reset Inputs

µPs with bidirectional reset pins, such as the Motorola 68HC11 series, can contend with the MAX792/MAX820 RESET output. If, for example, the MAX792/MAX820 RESET output is asserted high and the µP wants to pull it low, indeterminate logic levels may result. To avoid this, connect a 4.7kΩ resistor between the MAX792/MAX820 RESET output and the µP reset I/O, as in Figure 12. Buffer the MAX792/MAX820 RESET output to other system components.

Negative-Going V_{CC} Transients

While issuing resets to the uP during power-up, powerdown, and brownout conditions, these supervisors are relatively immune to short-duration negative-going V_{CC} transients (glitches). It is usually undesirable to reset the μ P when V_{CC} experiences only small glitches.

Figure 13 shows maximum transient duration vs. resetcomparator overdrive, for which reset pulses are **not** generated. The graph was produced using negative-

Figure 12. Interfacing to µPs with Bidirectional RESET Pins

going V_{CC} pulses, starting at 5V and ending below the reset threshold by the magnitude indicated (resetcomparator overdrive). The graph shows the maximum pulse width a negative-going V_{CC} transient may typically have without causing a reset pulse to be issued. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a V_{CC} transient that goes 100mV below the reset threshold and lasts for 30µs or less will not cause a reset pulse to be issued.

A 100nF bypass capacitor mounted close to the V_{CC} pin provides additional transient immunity.

Figure 13. Maximum Transient Duration without Causing a Reset Pulse vs. Reset-Comparator Overdrive

NI AXI NI

14 __

_Ordering Information (continued)

* Dice are tested at $T_A = +25^{\circ}C$.

**These parts offer a choice of five different reset threshold voltages. Select the letter corresponding to the desired nominal reset threshold voltage and insert it into the blank to complete the part number.

Pin Configuration

___________________Chip Topography

MAX792/MAX820

MAX792/MAX820

TRANSISTOR COUNT: 950 SUBSTRATE CONNECTED TO VCC.

__Package Information CONSULTED TRANSPORTED TRADEMARK CONSULTED TRANSPORTED TRANSPORTED

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600