## ANALOG SINGLE 16 CHANNEL MULTIPLEXER/DEMULTIPLEXER

- LOW ON RESISTANCE : $125 \Omega$ (Typ.) OVER 15 V p-p SIGNAL INPUT RANGE FOR
$V_{D D}-V_{S S}=15 \mathrm{~V}$
- HIGH OFF RESISTANCE : CHANNEL LEAKAGE OF 10pA (Typ.) at
$V_{D D}-V_{S S}=10 \mathrm{~V}$
- MATCHED SWITCH CHARACTERISTICS: $\Delta \mathrm{R}_{\mathrm{ON}}=5 \Omega$ (Typ.) FOR $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=15 \mathrm{~V}$
- VERY LOW QUIESCENT POWER DISSIPATION UNDER A DIGITAL CONTROL INPUT AND SUPPLY CONDITIONS : $0.2 \mu \mathrm{~W}$ (Typ.) at $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}$
- BINARY ADDRESS DECODING ON CHIP
- QUIESCENT CURRENT SPECIFIED UP TO 20V
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT $I_{I}=100 \mathrm{nA}(M A X)$ AT $V_{D D}=18 \mathrm{~V}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- $100 \%$ TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"


## DESCRIPTION

HCF4067B is monolithic integrated circuits fabricated in Metal Oxide Semiconductor technology available in SOP package.


ORDER CODES

| PACKAGE | TUBE | T \& R |
| :---: | :---: | :---: |
| SOP | HCF4067BM1 | HCF4067M013TR |

HCF4067B, analog multiplexer/demultiplexer CMOS, is a digitally controlled analog switches device having low ON impedance, low OFF leakage current and internal address decoding. In addition, the ON resistance is relatively constant over the full input-signal range.
HCF4067B ia a 16-channel multiplexer with four binary control inputs $A, B, C, D$, and an inhibit input, arranged so that any combination of the inputs selects one switch.

## PIN CONNECTION



September 2002

INPUT EQUIVALENT CIRCUIT


PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| $10,11,14$, <br> 13 | A, B, C, D | Binary Control Inputs |
| 1 | COMMON <br> OUT/IN | Common Out/ln |
| 15 | INHIBIT | Inhibit Input |
| $9,8,7,6,5$, <br> $4,3,2,23$, <br> $22,21,20$, <br> $19,18,17$, <br> 16 | 0 to 15 <br> CHANNEL <br> IN/OUT |  |
| 12 | 16 channel In/Out |  |
| 24 | $V_{\text {SS }}$ | Negative Supply Voltage |

## FUNCTIONAL DIAGRAM



TRUTH TABLE

| A | B | C | D | INH | SELECTED CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | H | NONE |
| L | L | L | L | L | 0 |
| H | L | L | L | L | 1 |
| L | H | L | L | L | 2 |
| H | H | L | L | L | 3 |
| L | L | H | L | L | 4 |
| H | L | H | L | L | 5 |
| L | H | H | L | L | 6 |
| H | H | H | L | L | 7 |
| L | L | L | H | L | 8 |
| H | L | L | H | L | 9 |
| L | H | L | H | L | 10 |
| H | H | L | H | L | 11 |
| L | L | H | H | L | 12 |
| H | L | H | H | L | 13 |
| L | H | H | H | L | 14 |
| H | H | H | H | L | 15 |

LOGIC DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | -0.5 to +22 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC Input Current | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation per Package | 200 | mW |
|  | Power Dissipation per Output Transistor | 100 | mW |
| $\mathrm{~T}_{\mathrm{op}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
All voltage values are referred to $\mathrm{V}_{\text {SS }}$ pin voltage.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3 to 20 | V |
| $\mathrm{~V}_{1}$ | Input Voltage | 0 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{T}_{\mathrm{op}}$ | Operating Temperature | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

## STATIC ELECTRICAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$,Typical temperature coefficient for all $\mathrm{V}_{\mathrm{DD}}$ value is $0.3 \% /{ }^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition |  |  |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{\text {IS }} \\ & \text { (V) } \end{aligned}$ | $\begin{aligned} & V_{\mathrm{EE}} \\ & (\mathrm{~V}) \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} \\ & \text { (V) } \end{aligned}$ | $\begin{aligned} & V_{D D} \\ & (V) \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| I | Quiescent Supply Current |  |  |  | 5 |  | 0.04 | 5 |  | 150 |  | 150 |  |
|  |  |  |  |  | 10 |  | 0.04 | 10 |  | 300 |  | 300 |  |
|  |  |  |  |  | 15 |  | 0.04 | 20 |  | 600 |  | 600 | A |
|  |  |  |  |  | 20 |  | 0.08 | 100 |  | 3000 |  | 3000 |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{ON}}$ | On Resistance | $\begin{aligned} & 0 \leq V_{1} \\ & \leq V_{D D} \end{aligned}$ | 0 | 0 | 5 |  | 470 | 1050 |  | 1200 |  | 1200 |  |
|  |  |  |  |  | 10 |  | 180 | 400 |  | 500 |  | 520 | $\Omega$ |
|  |  |  |  |  | 15 |  | 125 | 240 |  | 300 |  | 300 |  |
| $\Delta_{\text {ON }}$ | Resistance $\Delta_{\text {RON }}$ (between any 2 of 4 switches) |  | 0 | 0 | 5 |  | 10 |  |  |  |  |  |  |
|  |  |  |  |  | 10 |  | 10 |  |  |  |  |  | $\Omega$ |
|  |  |  |  |  | 15 |  | 5 |  |  |  |  |  |  |
| OFF (•) | Channel Leakage Current Any Channel Off |  | 0 | 0 | 18 |  | $\pm 0.1$ | 100 |  | 1000 |  | 1000 | $\mu \mathrm{A}$ |
|  | Channel Leakage <br> Current All <br> Channel Off <br> (Common Out/In) |  | 0 | 0 | 18 |  | $\pm 0.1$ | 100 |  | 1000 |  | 1000 |  |
| C | Capacitance Input |  |  | -5 | 5 |  | 5 |  |  |  |  |  | pF |
|  | Output capacitance |  |  |  |  |  | 55 |  |  |  |  |  |  |
|  | Feedthrough |  |  |  |  |  | 0.2 |  |  |  |  |  |  |

CONTROL

| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $\begin{gathered} =\mathrm{VDD} \\ \text { thru } \\ 1 \mathrm{~K} \Omega \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{SS}} \\ \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega \text { to } \\ \mathrm{V}_{\mathrm{SS}} \\ \mathrm{I}_{\mathrm{IS}}<2 \mu \mathrm{~A} \text { (on } \\ \text { all } \mathrm{OFF} \\ \text { channels) } \end{gathered}$ | 5 |  |  | 1.5 |  | 1.5 |  | 1.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 10 |  |  | 3 |  | 3 |  | 3 |  |
|  |  |  |  | 15 |  |  | 4 |  | 4 |  | 4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 5 | 3.5 |  |  | 3.5 |  | 3.5 |  | V |
|  |  |  |  | 10 | 7 |  |  | 7 |  | 7 |  |  |
|  |  |  |  | 15 | 11 |  |  | 11 |  | 11 |  |  |
| 1 | Input Leakage Current |  | 0/18V | 18 |  | $\pm 10^{-3}$ | $\pm 0.1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | Any Ad | dress or Inhibit Input |  |  | 5 | 7.5 |  |  |  |  | pF |

The Noise Margin for both " 1 " and " 0 " level is: 1 V min. with $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, 2 \mathrm{~V}$ min. with $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, 2.5 \mathrm{~V}$ min. with $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$

- Determined by minimum feasible leakage measurement for automating testing

DYNAMIC ELECTRICAL CHARACTERISTICS $\left(T_{a m b}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}\right)$


CONTROL(Address or Inhibit)

| $\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time:Address or Inhibit to Signal OUT (Channel Turning ON) | $\checkmark$ | 1 | 0 | 5 | 325 | 650 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 10 | 135 | 270 |  |
|  |  |  |  |  | 15 | 95 | 190 |  |
| $\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time:Address or Inhibit to Signal OUT (Channel Turning OFF) | $\mid$ | 0.3 | 0 | 5 | 220 | 440 | ns |
|  |  |  |  |  | 10 | 90 | 180 |  |
|  |  |  |  |  | 15 | 65 | 130 |  |
|  | Address or Inhibit to Signal Crosstalk | $\checkmark$ | 10** | 0 | 10 | 75 |  | $\begin{gathered} \hline \mathrm{mV} \\ \text { peak } \end{gathered}$ |

(*) Typical temperature coefficient for all $\mathrm{V}_{\mathrm{DD}}$ value is $0.3 \% /{ }^{\circ} \mathrm{C}$
(**) : Both Ends of Channel
$(\cdot)$ : Peak to Peak voltage symmetrical about $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right) / 2$

## APPLICATION INFORMATION

In applications where separate power sources are used to drive $V_{D D}$ and the signal inputs, the $V_{D D}$ current capability should exceed $\mathrm{V}_{\mathrm{DD}} / \mathrm{R}_{\mathrm{L}}\left(\mathrm{R}_{\mathrm{L}}=\right.$ effective external load). This provision avoids permanent current flow or clamp action on the $\mathrm{V}_{\mathrm{DD}}$ supply when power is applied or removed from the HCF4067B.
When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also, when a channel is turned ON or OFF by an address input, there is a momentary conductive path from the channel to $\mathrm{V}_{\mathrm{SS}}$, which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to $\mathrm{V}_{\mathrm{SS}}$.
The amount of charge dumped is mostly a function of the signal level above $\mathrm{V}_{\mathrm{SS}}$. Typically, at $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}$, a 100 pF capacitor connected to
the input or output of the channel will lose 3-4\% of its voltage at the moment the channel turns ON or OFF. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than 12 ms . When the inhibit signal turns a channel off, there is no change dumping of $\mathrm{V}_{\mathrm{SS}}$. Rather, there is a slight rise in the channel voltage level $(65 \mathrm{mV}$ typ.) due to the capacitance coupling from inhibit input to channel input or output. Address input also couple some voltage steps onto the channel signal levels.
In certain applications, the external load-resistor current may include both $\mathrm{V}_{\mathrm{DD}}$ and signal line components. To avoid drawing $\mathrm{V}_{\mathrm{DD}}$ current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 V (calculated from R ON values shown in ELECTRICAL CHARACTERISTICS CHART). No VDD current will flow through $R_{L}$ if the switch current flows into terminal 1 on the HCF4067B.

## TEST CIRCUIT



WAVEFORM : PROPAGATION DELAY TIMES ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


WAVEFORM : PROPAGATION DELAY TIMES (f=1MHz; 50\% duty cycle)


## SO-24 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.2 | 0.004 |  | 0.008 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.012 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | $45^{\circ}$ (typ.) |  |  |  |  |  |
| D | 15.20 |  | 15.60 | 0.598 |  | 0.614 |
| E | 10.00 |  | 10.65 | 0.393 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 13.97 |  |  | 0.550 |  |
| F | 7.40 |  | 7.60 | 0.291 |  | 0.300 |
| L | 0.50 |  | 1.27 | 0.020 |  | 0.050 |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |



9/10

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© $\mathbf{2 0 0 2}$ STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
© http://www.st.com

