

Features

- DC restore and sync separator
- Wideband (100MHz) DC restore
- Advanced sync separator
- Programmable data slicer
- Single 5 volt operation
- Differential Gain = 0.1%
- Differential Phase = 0.1°
- Low power (<75mW)

Applications

- Video Capture & Editing
- Video Projectors
- Set Top Boxes
- Security Video
- Embedded data recovery

Ordering Information

| Part No. | Temp. Range | Package | Outline # |
|----------|----------------|-------------|-----------|
| EL4501CS | -40°C to +85°C | 24-Pin SOIC | MDP0027 |
| EL4501CU | -40°C to +85°C | 24-Pin QSOP | MDP0031 |


General Description

The EL4501C Video Front End (VFE) is an integrated solution that provides the key analog signal conditioning functions for analog video signals. It forms the front end interface for either an analog or analog/digital video system. The VFE contains a high bandwidth DC Restore, a sophisticated Sync Separator, and a Data Slicer for embedded data recovery.

The VFE will perform the restoration of the DC reference level (blanking level) and the extraction of all of the necessary timing signals needed for synchronization and control. The sync separator is designed for very good noise immunity by incorporating a signal qualification scheme and internal brick wall filter. A data slicer is also included to help decode data embedded in the active video or VBI areas of the signal.

The VFE operates from a single 5 volt supply and is available in a small 24 pin QSOP package that takes only 0.08in²(54mm²) of board area, as well as a standard 24 pin SOIC.

Connection Diagram



EL4501C - Preliminary

Video Front End

Absolute Maximum Ratings (T_A = 25°C)

Values beyond absolute maximum ratings can cause the device to be prematurely damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (V_S to GND) +6V
 Input Voltage GND - 0.3V, V_S +0.3V

Storage Temperature Range
 Ambient Operating Temperature
 Operating Junction Temperature
 Power Dissipation

-65°C to +150°C
 -40°C to +85°C
 125°C
 See Curves

Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T_J = T_C = T_A.

Electrical Characteristics

V_S = +5V, GND = 0V, T_A = 25°C, Input Video = 1V_{P-P} unless otherwise specified.

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
|--------------------------------|--|---|------|------|------|-------|
| I _S | Supply Current | No Load, V _{IN} = 0V | | | 20 | mA |
| Video Amplifier Section | | | | | | |
| V _{OP} | Positive Output Voltage Swing | R _L = 150Ω to V _{S/2} | 4.70 | 4.85 | | V |
| | | R _L = 150Ω to GND | 4.20 | 4.60 | | V |
| | | R _L = 1k to V _{S/2} | 4.95 | 4.97 | | V |
| V _{ON} | Negative Output Voltage Swing | R _L = 150Ω to V _{S/2} | | 0.15 | 0.30 | V |
| | | R _L = 150Ω to GND | | 0 | | V |
| | | R _L = 1k to V _{S/2} | | 0.03 | 0.05 | V |
| +I _{OUT} | Positive Output Current | R _L = 10Ω to V _{S/2} | 60 | 80 | 120 | mA |
| -I _{OUT} | Negative Output Current | R _L = 10Ω to V _{S/2} | -50 | -60 | -80 | mA |
| dG | Differential Gain Error ^[1] | Standard NTSC test, A _V = 2, R _L = 150Ω | | 0.1 | | % |
| dP | Differential Phase Error ^[1] | Standard NTSC test, A _V = 2, R _L = 150Ω | | 0.1 | | ° |
| BW | Bandwidth | -3dB, G = 1, R _L = 10kΩ to GND | | 100 | | MHz |
| | | -3dB, G = 1, R _L = 150Ω to GND | | 60 | | MHz |
| BW1 | Bandwidth | +/-0.1dB, G = 2, R _L = 150Ω to GND | | 8 | | MHz |
| SR | Slew Rate | 25% to 75%, 3.5V _{P-P} , R _L = 150Ω | 150 | 200 | | V/μs |
| V _{RL} | Ref Level Range | | 0 | | 3.5 | V |
| t _s | Settling Time | to 0.1%, V _{IN} = 0V to 3V | | 35 | | ns |
| R _{IN} | Input Resistance (VIDEO_IN) | | 90 | 115 | 140 | kΩ |
| C _{IN} | Input Capacitance (VIDEO_IN) | | | 1.5 | | pF |
| A _{VOL} | Open Loop Voltage Gain | R _L = no load, V _{OUT} = 0.5V to 3V | 54 | 65 | | dB |
| | | R _L = 150Ω to GND, V _{OUT} = 0.5V to 3V | 40 | 50 | | dB |
| DC Restore Section | | | | | | |
| CMIR | Common Mode Input Range (REF_IN) | CMRR ≥ TBD dB | 0 | | 3.5 | V |
| V _{OS} | Input Offset Voltage | DC restored | -20 | | +20 | mV |
| TCV _{OS} | Input Offset Voltage Temperature Coefficient | | | 10 | | μV/°C |
| I _B | Input Bias Current (REF_IN) | V _{CM} = 0V to 3.5V | | 1 | 100 | nA |
| Data Slicer Section | | | | | | |
| I _{IH} | Input High Current (DS_MODE & DS_ENAB) | V _{IH} = 5V | | 4 | 6 | μA |
| I _{IL} | Input Low Current (DS_MODE & DS_ENAB) | V _{IL} = 0V | | 1 | 100 | nA |
| V _{IH} | Input High Voltage (DS_MODE & DS_ENAB) | | 4.5 | | | V |
| V _{IL} | Input Low Voltage (DS_MODE & DS_ENAB) | | | | 0.5 | V |
| V _{OH} | Output High Voltage (DS_OUT) | I _{OUT} = -1mA | 4.75 | 4.9 | | V |
| V _{OL} | Output Low Voltage (DS_OUT) | I _{OUT} = 1mA | | 0.1 | 0.25 | V |
| I _{OUT} | Short Circuit Current (DS_OUT) | R _L = 10Ω to 2.5V | 15 | 20 | | mA |

EL4501C - Preliminary

Video Front End

Electrical Characteristics

$V_S = +5V$, $GND = 0V$, $T_A = 25^\circ C$, Input Video = 1V_{p-p} unless otherwise specified.

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
|-------------------------------|------------------------------------|---|------|------|-----|------------------|
| I _B | Input Bias Current (DS_REF) | DS_REF = 0V & 5V | -100 | 1 | 100 | nA |
| V _{OS} | Input Offset Voltage | | -20 | | +20 | mV |
| V _{HYS} | Hysteresis | | | 10 | 15 | mV |
| t _{PD} | Propagation Delay | 50% to 50% | | 18 | 28 | ns |
| t _{R/F} | Rise/Fall Time | 10% to 90%, R _L = 150k, C _L = 5pF | | 1.2 | 1.8 | ns |
| Sync Separator Section | | | | | | |
| V _{OH} | Output High Voltage | I _{OH} = -1.6mA | 4.6 | | | V |
| V _{OL} | Output Low Voltage | I _{OL} = 1.6mA | | | 0.4 | V |
| V _{THSRH} | Slicing Level | | 45 | 50 | 55 | % |
| T _{CD} | Composite Sync Delay | With Filter | TBD | | TBD | |
| T _{CD} | Composite Sync Delay | Without Filter | TBD | | TBD | |
| V _{SR} | Sync In Reference Level | | | 1.5 | | V |
| R _{INSR} | Sync Reference Input Impedance | | | 90 | | kΩ |
| V _{RANGE} | Input Dynamic Range | | 0.5 | | 2.0 | V _{p-p} |
| t _{CD} | Comp Sync Delay | From 50% point of leading edge of sync | 50 | 75 | 100 | ns |
| t _{BD} | Back Porch Delay | From 50% point of trailing edge of sync | 340 | 430 | 520 | ns |
| t _{BW} | Back Porch Width | | 2.7 | 3.0 | 3.3 | μs |
| t _{HD} | Horiz Sync Delay | From 50% point of leading edge of sync | 350 | 450 | 550 | ns |
| t _{HW} | Horiz Sync Width | | 3.7 | 4.7 | 5.7 | μs |
| t _{VW} | Vert Sync Width | Serrations | 185 | 195 | 205 | μs |
| t _{VDD} | Vert Sync Default Delay | No serrations | 51 | 63.5 | 76 | μs |
| f _H | Horiz Scan Rate | R _{FREQ} = xx to yy kΩ | 15 | | 130 | kHz |
| V _{LOS} | LOS Detect Threshold | Compared to Sync Tip Amplitude | | 72 | | mV |
| t _{JIT} | Output Jitter | All sync separator outputs | | | 5 | ns |
| Reference Section | | | | | | |
| V _{REF} | Reference Output Voltage (REF_OUT) | I _{OUT} = +2mA to -0.5mA | 1.2 | 1.3 | 1.4 | V |


EL4501C - Preliminary

Video Front End

Typical Performance Curves

CONFIDENTIAL


Timing Diagrams



EL4501C - Preliminary

Video Front End

Timing Diagrams (cont.)




Pin Description

| Pin Number | Pin Name | Pin Type | Pin Description |
|------------|-------------------|----------|--|
| 1 | VFB | Input | Connection for gain and feedback resistors, R_F and R_G . |
| 2 | VIDEO_IN | Input | Input to DC restore amplifier. Input coupling capacitor connects from here to video source. |
| 3 | DS_MODE | Input | Sets the mode of the DS comparator. Logic high selects a standard logic output. Logic low selects an open drain/collector. |
| 4 | DS_ENAB | Input | Enables the output of the comparator. A logic high enables the comparator. A logic low tri-states it. |
| 5 | GND | Input | Analog ground. |
| 6 | GND _D | Input | Digital ground |
| 7 | R _{FREQ} | Input | Connection for bias resistor that sets the overall timing. |
| 8 | FSEL | Input | Enable/ bypass internal brick wall filter. A logic high is used to enable the filter, a logic low to disable it. |
| 9 | SYNC_IN | Input | Input to the sync separator. Connects to the video source via a coupling capacitor, or to a color burst input filter. |
| 10 | LOS | Output | Loss of signal output. Goes high if no input video signal is detected. |
| 11 | COMPOSITE | Output | Composite sync output. |
| 12 | HORIZONTAL | Output | Horizontal sync output. |
| 13 | VERTICAL | Output | Vertical sync output. |
| 14 | ODD/EVEN | Output | Odd/Even field indicator output. |
| 15 | BACK_PORCH | Output | Back porch output. |
| 17 | SYNC_AMP | Output | Amplitude of sync tip. Can be used to control AGC circuit. |
| 18 | V _{SD} | Input | Digital power supply. Nominally +5V. |
| 19 | V _S | Input | Analog power supply. Nominally +5V. |
| 20 | REF-OUT | Output | Voltage reference for use as blanking level in low cost system |
| 21 | REF_IN | Input | Dc voltage on this pin sets the DC restore voltage and output blanking level. |
| 22 | DS_REF | Input | Sets the slicing level or reference level for the comparator. |
| 23 | DS_OUT | Output | Output of the data slicing comparator. The output is either open drain/collector or standard symmetrical logic depending on the DS_MODE pin. |
| 24 | VIDEO_OUT | Output | Output of DC restore amplifier. |

EL4501C - Preliminary

Video Front End

Block Diagram



Description of Operation

The EL4501C incorporates the following functional blocks:

- DC restore amplifier
- Advanced sync separator
- Data Slicer

Combined they provide the key analog processing functions for a number of video system applications. The operation of each of these blocks is described below.

Sync Separator

The sync separator contained in the EL4501C has been designed to be compatible with a wide range of video signal standards, operating with horizontal line rates from PAL/NTSC rates up to 150kHz. The sync separator

also includes a qualification scheme which rejects noise pulses and other video artifacts. The horizontal line rate timing is controlled with the use of a resistor, R_{FREQ} .

The following outputs are available:

- Composite sync
- Horizontal sync
- Vertical sync
- Burst gate
- Odd/Even field identification
- Loss of signal detected
- Sync amplitude detected

CONFIDENTIAL

EL4501C - Preliminary

Video Front End

General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

élantec

HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS

Elantec Semiconductor, Inc.

675 Trade Zone Blvd.

Milpitas, CA 95035

Telephone: (408) 945-1323

(888) ELANTEC

Fax: (408) 945-9305

European Office: +44-118-977-6080

Japan Technical Center: +81-45-682-5820

WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. Products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.