

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4082B** **gates** Dual 4-input AND gate

Product specification  
File under Integrated Circuits, IC04



January 1995

# Dual 4-input AND gate

# HEF4082B gates

### DESCRIPTION

The HEF4082B provides the positive dual 4-input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




HEF4082BP(N): 14-lead DIL; plastic (SOT27-1)

HEF4082BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)

HEF4082BT(D): 14-lead SO; plastic (SOT108-1)

( ): Package Designator North America



### FAMILY DATA, I<sub>DD</sub> LIMITS category GATES

See Family Specifications

## Dual 4-input AND gate

HEF4082B  
gates**AC CHARACTERISTICS**

$V_{SS} = 0$  V;  $T_{amb} = 25$  °C;  $C_L = 50$  pF; input transition times  $\leq 20$  ns

|   | $V_{DD}$<br>V | SYMBOL             | TYP. | MAX. |    | TYPICAL EXTRAPOLATION<br>FORMULA           |
|---|---------------|--------------------|------|------|----|--|
| Propagation delays<br>$I_n \rightarrow O_n$ | 5             | $t_{PHL}; t_{PLH}$ | 65   | 125  | ns | $38 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
|   | 10            |                    | 30   | 60   | ns | $19 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
|   | 15            |                    | 25   | 45   | ns | $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| Output transition times<br>HIGH to LOW      | 5             | $t_{THL}$          | 60   | 120  | ns | $10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$  |
|   | 10            |                    | 30   | 60   | ns | $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$  |
|   | 15            |                    | 20   | 40   | ns | $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$  |
| LOW to HIGH                                 | 5             | $t_{TLH}$          | 60   | 120  | ns | $10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$  |
|   | 10            |                    | 30   | 60   | ns | $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$  |
|   | 15            |                    | 20   | 40   | ns | $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$  |

|   | $V_{DD}$<br>V | TYPICAL FORMULA FOR P ( $\mu$ W)               |   |
|---|---------------|--|---|
| Dynamic power<br>dissipation per<br>package (P) | 5             | $1500 f_i + \sum (f_o C_L) \times V_{DD}^2$    | where<br>$f_i$ = input freq. (MHz)<br>$f_o$ = output freq. (MHz)<br>$C_L$ = load capacitance (pF)<br>$\sum (f_o C_L)$ = sum of outputs<br>$V_{DD}$ = supply voltage (V) |
|   | 10            | $6700 f_i + \sum (f_o C_L) \times V_{DD}^2$    |   |
|   | 15            | $16\,800 f_i + \sum (f_o C_L) \times V_{DD}^2$ |   |