

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4043B**

### **MSI**

## Quadruple R/S latch with 3-state outputs

Product specification  
File under Integrated Circuits, IC04

January 1995

Quadruple R/S latch with 3-state outputs



HEF4043B  
MSI

DESCRIPTION

The HEF4043B is a quadruple R/S latch with 3-state outputs with a common output enable input (EO). Each latch has an active HIGH set input (S<sub>0</sub> to S<sub>3</sub>), an active HIGH reset input (R<sub>0</sub> to R<sub>3</sub>) and an active HIGH 3-state output (O<sub>0</sub> to O<sub>3</sub>).

When EO is HIGH, the state of the latch output (O<sub>n</sub>) can be determined from the function table below. When EO is LOW, the latch outputs are in the high impedance OFF-state. EO does not affect the state of the latch.

The high impedance off-state feature allows common bussing of the outputs.



- HEF4043BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF4043BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF4043BT(D): 16-lead SO; plastic (SOT109-1)
- ( ): Package Designator North America

PINNING

- EO common output enable input
- S<sub>0</sub> to S<sub>3</sub> set inputs (active HIGH)
- R<sub>0</sub> to R<sub>3</sub> reset inputs (active HIGH)
- O<sub>0</sub> to O<sub>3</sub> 3-state buffered latch outputs

FUNCTION TABLE

INPUTS			OUTPUT O <sub>n</sub>
EO	S <sub>n</sub>	R <sub>n</sub>	
L	X	X	Z
H	L	H	L
H	H	X	H
H	L	L	latched

Notes

1. H = HIGH state (the more positive voltage)  
 L = LOW state (the less positive voltage)  
 X = state immaterial  
 Z = high impedance state

FAMILY DATA, I<sub>DD</sub> LIMITS category MSI

See Family Specifications

Quadruple R/S latch with 3-state outputs

HEF4043B  
MSI




Fig.3 Logic diagram.




Fig.4 Logic diagram (one latch).

## Quadruple R/S latch with 3-state outputs

HEF4043B  
MSI**AC CHARACTERISTICS** $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ 


	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA	
Propagation delays							
$R_n \rightarrow O_n$	5			90	180	ns	$63\text{ ns} + (0,55\text{ ns/pF}) C_L$
HIGH to LOW	10	$t_{PHL}$		35	70	ns	$24\text{ ns} + (0,23\text{ ns/pF}) C_L$
	15			25	50	ns	$17\text{ ns} + (0,16\text{ ns/pF}) C_L$
$S_n \rightarrow O_n$	5			65	135	ns	$38\text{ ns} + (0,55\text{ ns/pF}) C_L$
LOW to HIGH	10	$t_{PLH}$		25	50	ns	$14\text{ ns} + (0,23\text{ ns/pF}) C_L$
	15			15	35	ns	$7\text{ ns} + (0,16\text{ ns/pF}) C_L$
Output transition times							
HIGH to LOW	5			60	120	ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10	$t_{THL}$		30	60	ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$
	15			20	40	ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$
LOW to HIGH	5			60	120	ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10	$t_{TLH}$		30	60	ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$
	15			20	40	ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$
3-state propagation delays							
Output disable times							
$EO \rightarrow O_n$	5			45	90	ns	
HIGH	10	$t_{PHZ}$		20	35	ns	
	15			10	25	ns	
LOW	5			50	100	ns	
	10	$t_{PLZ}$		20	40	ns	
	15			10	25	ns	
Output enable times							
$EO \rightarrow O_n$	5			25	50	ns	
HIGH	10	$t_{PZH}$		15	30	ns	
	15			10	25	ns	
LOW	5			40	80	ns	
	10	$t_{PZL}$		20	45	ns	
	15			15	35	ns	
Minimum $S_n$							
pulse width; HIGH	5		30	15		ns	
	10	$t_{WSH}$	20	10		ns	
	15		16	8		ns	
Minimum $R_n$							
pulse width; HIGH	5		30	15		ns	
	10	$t_{WRH}$	20	10		ns	
	15		16	8		ns	

see also waveforms  
Fig.5

Quadruple R/S latch with 3-state outputs

HEF4043B  
MSI

	V <sub>DD</sub> V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	$1100 f_i + \sum(f_o C_L) \times V_{DD}^2$	where f <sub>i</sub> = input freq. (MHz) f <sub>o</sub> = output freq. (MHz) C <sub>L</sub> = load capacitance (pF) ∑(f <sub>o</sub> C <sub>L</sub> ) = sum of outputs V <sub>DD</sub> = supply voltage (V)
	10	$4400 f_i + \sum(f_o C_L) \times V_{DD}^2$	
	15	$11\ 400 f_i + \sum(f_o C_L) \times V_{DD}^2$	



**APPLICATION INFORMATION**

An example of application for the HEF4043B is:

- Four-bit storage with output enable