

CAT28F001

1 Megabit CMOS Boot Block Flash Memory

Licensed Intel second source

FEATURES

- Fast Read Access Time: 70/90/120/150 ns
- On-Chip Address and Data Latches
- Blocked Architecture
 - One 8 KB Boot Block w/ Lock Out
 - Top or Bottom Locations
 - Two 4 KB Parameter Blocks
 - One 112 KB Main Block
- **Low Power CMOS Operation**
- 12.0V ± 5% Programming and Erase Voltage
- Automated Program & Erase Algorithms
- High Speed Programming
- Commercial, Industrial and Automotive Temperature Ranges

- **■** Deep Powerdown Mode
 - 0.05 μ A I_{cc} Typical
 - 0.8 μA I_{PP} Typical
- Hardware Data Protection
- **■** Electronic Signature
- 100,000 Program/Erase Cycles and 10 Year Data Retention
- **JEDEC Standard Pinouts:**
 - 32 pin DIP
 - 32 pin PLCC
 - 32 pin TSOP
- Reset/Deep Power Down Mode


DESCRIPTION

The CAT28F001 is a high speed 128K X 8 bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after sale code updates.

The CAT28F001 has a blocked architecture with one 8 KB Boot Block, two 4 KB Parameter Blocks and one 112 KB Main Block. The Boot Block section can be at the top or bottom of the memory map and includes a reprogramming write lock out feature to guarantee data integrity. It is designed to contain secure code which will bring up the system minimally and download code to other locations of CAT28F001.


The CAT28F001 is designed with a signature mode which allows the user to identify the IC manufacturer and device type. The CAT28F001 is also designed with on-Chip Address Latches, Data Latches, Programming and Erase Algorithms.

The CAT28F001 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 32-pin plastic DIP, PLCC or TSOP packages.




28F001 F01

PIN CONFIGURATION



TSOP Package (Standard Pinout) (T)



PIN FUNCTIONS

Pin Name	Туре	Function
A ₀ -A ₁₆	Input	Address Inputs for memory addressing
I/O ₀ –I/O ₇	I/O	Data Input/Output
CE	Input	Chip Enable
ŌĒ	Input	Output Enable
WE	Input	Write Enable
V _{CC}		Voltage Supply
V _{SS}		Ground
V _{PP}		Program/Erase Voltage Supply
RP	Input	Power Down

28F001 F03

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias55°C to +95°C
Storage Temperature -65°C to $+150^{\circ}\text{C}$
Voltage on Any Pin with Respect to $Ground^{(1)}$ $-2.0V$ to $+V_{CC}$ + $2.0V$ (Except A ₉ , \overline{RP} , \overline{OE} , V_{CC} and V_{PP})
Voltage on Pin A ₉ , RP AND OE with Respect to Ground ⁽¹⁾ −2.0V to +13.5V
V _{PP} with Respect to Ground during Program/Erase ⁽¹⁾ −2.0V to +14.0V
V_{CC} with Respect to $Ground^{(1)}$ –2.0V to +7.0V
Package Power Dissipation Capability (T _A = 25°C)
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current ⁽²⁾ 100 mA

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Test Method
N _{END} (3)	Endurance	100K		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} ⁽³⁾	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V _{ZAP} (3)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

		Limits			
Symbol	Test	Min	Max.	Units	Conditions
C _{IN} (3)	Input Pin Capacitance		8	pF	V _{IN} = 0V
Cout ⁽³⁾	Output Pin Capacitance		12	pF	Vout = 0V
C _{VPP} (3)	V _{PP} Supply Capacitance		25	pF	V _{PP} = 0V

Note:

(1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} + 2.0V for periods of less than 20ns.

3

- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +5V ±10%, unless otherwise specified

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
lμ	Input Leakage Current		±1.0	μΑ	V _{IN} = V _{CC} or V _{SS} V _{CC} = 5.5V
llo	Output Leakage Current		±10	μΑ	Vout = Vcc or Vss, Vcc = 5.5V
I _{SB1}	V _{CC} Standby Current CMOS		100	μΑ	$\overline{CE} = V_{CC} \pm 0.2V = \overline{RP}$ $V_{CC} = 5.5V$
I _{SB2}	V _{CC} Standby Current TTL		1.5	mA	$\overline{CE} = \overline{RP} = V_{IH}, V_{CC} = 5.5V_{IH}$
I _{PPD}	V _{PP} Deep Powerdown Current		1.0	μΑ	RP = GND±0.2V
I _{CC1}	V _{CC} Active Read Current		30	mA	$V_{CC} = 5.5V$, $\overline{CE} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 8$ MHz
I _{CC2} ⁽¹⁾	V _{CC} Programming Current		20	mA	V _{CC} = 5.5V, Programming in Progress
I _{CC3} ⁽¹⁾	V _{CC} Erase Current		20	mA	V _{CC} = 5.5V, Erase in Progress
I _{PPS}	V _{PP} Standby Current		±10	μΑ	V _{PP} ≤ V _{CC}
			200	μΑ	V _{PP} > V _{CC}
I _{PP1}	V _{PP} Read Current		200	μΑ	$V_{PP} = V_{PPH}$
I _{PP2} ⁽¹⁾	V _{PP} Programming Current		30	mA	VPP = VPPH, Programming in Progress
I _{PP3} ⁽¹⁾	V _{PP} Erase Current		30	mA	V _{PP} = V _{PPH} , Erase in Progress
V _{IL}	Input Low Level	-0.5	0.8	V	
VoL	Output Low Level		0.45	V	I _{OL} = 5.8mA, V _{CC} = 4.5V
V _{IH}	Input High Level	2.0	V _{CC} +0.5	V	
Voн	Output High Level	2.4		V	$I_{OH} = 2.5 \text{mA}, V_{CC} = 4.5 \text{V}$
V _{ID}	A ₉ Signature Voltage	11.5	13.0	V	A9 = V _{ID}
I _{ID}	A ₉ Signature Current		500	μΑ	$A_9 = V_{ID}$
I _{CCD}	V _{CC} Deep Powerdown Current		1.0	μΑ	RP = GND±0.2V
Icces	V _{CC} Erase Suspend Current		10	mA	Erase Suspended CE = VII
I _{PPES}	V _{PP} Erase Suspend Current		300	μΑ	Erase Suspended V _{PP} =V _{PP}

⁽¹⁾ This parameter is tested initially and after a design or process change that affects the parameter.

SUPPLY CHARACTERISTICS

		Lir	nits	
Symbol	Parameter	Min	Max.	Unit
V _{LKO}	V _{CC} Erase/Write Lock Voltage	2.5		V
Vcc	V _{CC} Supply Voltage	4.5	5.5	V
VPPL	V _{PP} During Read Operations	0	6.5	V
VPPH	V _{PP} During Erase/Program	11.4	12.6	V
Vнн	RP, OE Unlock Voltage	11.4	12.6	V

A.C. CHARACTERISTICS, Read Operation

 V_{CC} = +5V ±10%, unless otherwise specified


JEDEC	Standard		28F00	1-70 ⁽⁸⁾	28F00	1-90 ⁽⁷⁾	28F00	1-12 ⁽⁷⁾	28F001-15 ⁽⁷⁾		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	t _{RC}	Read Cycle Time	70		90		120		150		ns
t _{ELQV}	t _{CE}	CE Access Time		70		90		120		150	ns
t _{AVQV}	tACC	Address Access Time		70		90		120		150	ns
t _{GLQV}	toE	OE Access Time		27		35		50		55	ns
-	tон	Output Hold from Address OE/CE Change	0		0		0		0		ns
tGLQX	t _{OLZ} (1)(6)	OE to Output in Low-Z	0		0		0		0		ns
t _{ELQX}	t _{LZ} (1)(6)	CE to Output in Low-Z	0		0		0		0		ns
tgHQZ	t _{DF} ⁽¹⁾⁽²⁾	OE High to Output High-Z		30		30		30		30	ns
t _{EHQZ}	t _{HZ} (1)(2)	CE High to Output High-Z		55		35		55		55	ns
t _{PHQV}	tpwH	RP High to Output Delay		600		600		600		600	ns

Figure 1. A.C. Testing Input/Output Waveform⁽³⁾⁽⁴⁾⁽⁵⁾

Figure 2. Highspeed A.C. Testing Input/Output Waveform(3)(4)(5)



Testing Load Circuit (example)



1.3V 1N914 3.3K DEVICE UNDER TEST C_L = 30 pF C_I INCLUDES JIG CAPACITANCE

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- Input Rise and Fall Times (10% to 90%) < 10 ns.
- (4) Input Pulse Levels = 0.45V and 2.4V. For High Speed Input Pulse Levels 0.0V and 3.0V.
- Input and Output Timing Reference = 0.8V and 2.0V. For High Speed Input and Output Timing Reference = 1.5V. (5)
- Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid. (6)
- For load and reference points, see Fig. 1 (7)
- For load and reference points, see Fig. 2

Doc. No. 25071-00 2/98 F-1

5108 FHD F05

A.C. CHARACTERISTICS, Program/Erase Operation

 V_{CC} = +5 $V \pm 10\%$

JEDEC Standard			28F0	01-70	28F0	01-90	28F0	01-12	28F0	01-15	
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	t _{WC}	Write Cycle Time	70		90		120		150		ns
t _{AVWH}	t _{AS}	Address Setup to WE Going High	35		40		40		40		ns
t _{WHAX}	t _{AH}	Address Hold Time from WE Going High	10		10		10		10		ns
t _{DVWH}	t _{DS}	Data Setup Time to WE Going High	35		40		40		40		ns
twhox	t _{DH}	Data Hold Time from WE Going High	10		10		10		10		ns
t _{ELWL}	tcs	CE Setup Time to WE Going Low	0		0		0		0		ns
twheh	t _{CH}	CE Hold Time from WE Going High	0		0		0		0		ns
t _{WLWH}	twp	WE Pulse Width	35		40		40		40		ns
twhwL	twpH	WE High Pulse Width	10		10		10		10		ns
twhgL	_	Write Recovery Time Before Read	0		0		0		0		μs
t _{PHWL}	t _{PS} ⁽¹⁾	RP High Recovery to WE Going Low	480		480		480		480		ns
t _{PHHWH}	t _{PHS} ⁽¹⁾	RP V _{HH} Setup to WE Going High	100		100		100		100		ns
tvpwh	t _{VPS} ⁽¹⁾	V _{PP} Setup to WE Going High	100		100		100		100		ns
twhQV1	_	Duration of Programming Operations	15		15		15		15		μѕ
t _{WHQV2}	_	Duration of Erase Operations (Boot)	1.3		1.3		1.3		1.3		Sec
t _{WHQV3}	_	Duration of Erase Operations (Parameter)	1.3		1.3		1.3		1.3		Sec
t _{WHQV4}	_	Duration of Erase Operations (Main)	3		3		3		3		Sec
t _{QVVL}	t _{VPH} ⁽¹⁾	V _{PP} Hold from Valid Status Reg Data	0		0		0		0		ns
t _{QVPH}	t _{PHH} ⁽¹⁾	RP V _{HH} Hold from Status Reg Data	0		0		0		0		ns
t _{PHBR} ⁽¹⁾	-	Boot Block Relock Delay		100		100		100		100	ns
tGHHWL	-	OE V _{HH} Setup to WE Going Low	480		480		480		480		ns
twhgh	_	OE V _{HH} Hold from WE High	480		480		480		480		ns

Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.

ERASE AND PROGRAMMING PERFORMANCE

	28	3F001-7	0	28F001-90		2	8F001-1	2	28F001-15				
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Boot Block Erase Time		2.10	14.9		2.10	14.9		2.10	14.9		2.10	14.9	Sec
Boot Block Program Time		0.15	0.52		0.15	0.52		0.15	0.52		0.15	0.52	Sec
Parameter Block Erase Time		2.10	14.6		2.10	14.6		2.10	14.6		2.10	14.6	Sec
Parameter Block Program Time		0.07	0.26		0.07	0.26		0.07	0.26		0.07	0.26	Sec
Main Block Erase Time		3.80	20.9		3.80	20.9		3.80	20.9		3.80	20.9	Sec
Main Block Program Time		2.10	7.34		2.10	7.34		2.10	7.34		2.10	7.34	Sec
Chip Erase Time		10.10	65		10.10	65		10.10	65		10.10	65	Sec
Chip Program Time		2.39	8.38		2.39	8.38		2.39	8.38		2.39	8.38	Sec

FUNCTION TABLE(1)

			Pi	ns			
Mode	RP	CE	ŌĒ	WE	V _{PP}	I/O	Notes
Read	V _{IH}	V _{IL}	VIL	V _{IH}	X	D _{OUT}	
Output Disable	V _{IH}	VIL	V _{IH}	V _{IH}	Х	High-Z	
Standby	V _{IH}	ViH	Х	Х	Х	High-Z	
Signature (MFG)	V _{IH}	VIL	VIL	V _{IH}	Х	31H	$A_0 = V_{IL}, A_9 = 12V$
Signature (Device)	VIH	V _{IL}	V _{IL}	V _{IH}	Х	94H-28F001T 95H-28F001B	$A_0 = V_{IH}, A_9 = 12V$
Write Cycle	V _{IH}	VIL	V _{IH}	V _{IL}	Х	D _{IN}	During Write Cycle
Deep Power Down	VIL	Х	Х	Х	Х	HIGH-Z	

WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. Write cycles also internally latch addresses and data required for programming and erase operations.

		First Bus Cy	cle		Seco	nd Bus Cyc	le
Mode	Operation	Address	DiN	Operation	Address	D _{IN}	Dout
Read Array/Reset	Write	Х	FFH				
Program Setup/ Program	Write	Ain	40H 10H	Write	Ain	DiN	
Read Status Reg.	Write	Х	70H	Read	Х		St. Reg. Data
Clear Status Reg.	Write	Х	50H				
Erase Setup/Erase Confirm	Write	Block ad	20H	Write	Block ad	D0H	
Erase Suspend/ Erase Resume	Write	Х	ВОН	Write	Х	D0H	
Read Sig (Mfg)	Write	Х	90H	Read	0000H		31H
Read Sig (Dev)	Write	Х	90H	Read	0001H		94H-28F001T 95H-28F001B

7

Note:

(1) Logic Levels: X = Logic 'Do not care' $(V_{IH}, V_{IL}, V_{PPL}, V_{PPH})$

READ OPERATIONS

Read Mode

The CAT28F001 memory can be read from any of its Blocks (Boot Block, Main Block or Parameter Block), Status Register and Signature Information by sending the Read Command Mode to the Command Register.

CAT28F001 automatically resets to Read Array mode upon initial device power up or after exit from deep power down. A Read operation is performed with both \overline{CE} and \overline{OE} low and with \overline{RP} and \overline{OE} high. Vpp can be either high or low. The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 17 address pins. The respective timing waveforms for the read operation are shown in Figure 3. Refer to the AC Read characteristics for specific timing parameters.

Signature Mode

The signature mode allows the user to identify the IC manufacturer and the type of the device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin A9 or by sending an instruction to the command register (see Write Operations).

The conventional method is entered as a regular read mode by driving the \overline{CE} and \overline{OE} low (with \overline{WE} high), and

applying the required high voltage on address pin A9 while the other address line are held at VIL.

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/O₇ to I/O₀:

Catalyst Code = 0011 0001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O₇ to I/O₀:

CAT28F001T = 1001 0100 (94H)

CAT28F001B = 1001 0101 (95H)


Standby Mode

With $\overline{\text{CE}}$ at a logic-high level, the CAT28F001 is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impendance state independent of the $\overline{\text{OE}}$ status.

Deep Power-Down

When \overline{RP} is at logic-low level, the CAT28F001 is placed in a Deep Power-Down mode where all the device circuitry are disabled, thereby reducing the power consumption to $0.25\mu W$.

Figure 3. A.C. Timing for Read Operation



WRITE OPERATIONS

The following operations are initiated by observing the sequence specified in the Write Command Table.

Read Array

The device can be put into a Read Array Mode by initiating a write cycle with FFH on the data bus. The device is also in a standard Read Array Mode after the initial device power up and when comes out of the Deep Power-Down mode.

Signature Mode

An alternative method for reading device signature (see Read Operations Signature Mode), is initiated by writing the code 90H into the command register. A read cycle from address 0000H with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ low (and $\overline{\text{WE}}$ high) will output the device signature.

Catalyst Code = Catalyst Code = 0011 0001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O₇ to I/O₀:

 $CAT28F001T = 1001 \ 0100 \ (94H)$ $CAT28F001B = 1001 \ 0101 \ (95H)$

To terminate the operations, it is necessary to write another valid command into the register.

STATUS REGISTER

The 28F001 contains an 8-bit Status Register. The Status Register is polled to check for write or erase completion or any related errors. The Status Register may be read at any time by issuing a Read Status Register (70H) command. All subsequent read operations output data from the Status Register, until another valid command is issued. The contents of the Status Register are latched on the falling edge of $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs last in the read cycle. $\overline{\text{OE}}$ or $\overline{\text{CE}}$ must be toggled to VIH before further reads to update the status register latch.

The Erase Status (SR.5) and Program Status (SR.4) are set to 1 by the WSM and can only be reset issuing Clear Status Register (50H) These two bits can be polled for failures, thus allowing more flexibility to the designer when using the CAT28F001. Also, VPP Status (SR.3) when set to 1 must be reset by system software before any further byte programs or block erases are attempted.

ERASE SETUP/ERASE CONFIRM

Erase is executed one block at a time, initiated by a two cycle command sequence. The two cycle command sequence provides added security against accidental

block erasure. During the first write cycle, a Command 20H (Erase Setup) is first written to the Command Register, followed by the Command D0H (Erase Confirm). These commands require both appropriate command data and an address within Block to be erased. Also, Block erasure can only occur when VPP= VPPH.

Block preconditioning, erase and verify are all handled internally by the Write State Machine, invisible to the system. After receiving the two command erase sequence the CAT28F001 automatically outputs Status Register data when read (Fig.5). The CPU can detect the completion of the erase event by checking if the SR.7 of the Status Register is set.

SR.5 will indicate whether the erase was successful. If an erase error is detected, the Status Register should be cleared. The device will be in the Status Register Read Mode until another command is issued.

ERASE SUSPEND/ERASE RESUME

The Erase Suspend Command allows erase sequence interruption in order to read data from another block of memory. Once the erase sequence is started, writing the Erase Suspend command (B0H) to the Command Register requests that the WSM suspend the erase sequence at a predetermined point in the erase algorithm. The CAT28F001 continues to output Status Register data when read, after the Erase Suspend command is written to it. Polling the WSM Status and Erase Suspend Status bits will determine when the erase operation has been suspended (both will be set to "1s").

The device may now be given a Read ARRAY Command, which allows any locations 'not within the block being erased' to be read. Also, you can either perform a Read Status Register or resume the Erase Operation by sending Erase Resume (D0H), at which time the WSM will continue with the erase sequence. The Erase Suspend Status and WSM Status bits of the Status Register will be cleared.

PROGRAM SETUP/PROGRAM COMMANDS

Programming is executed by a two-write sequence. The program Setup command (40H) is written to the Command Register, followed by a second write specifying the address and data (latched on the rising edge of WE) to be programmed. The WSM then takes over, controlling the program and verify algorithms internally. After the two-command program sequence is written to it, the CAT28F001 automatically outputs Status Register data when read (see figure 4; Byte Program Flowchart). The CPU can detect the completion of the program event by analyzing the WSM Status bit of the Status Register. Only the Read Status Register Command is valid while programming is active.

Doc. No. 25071-00 2/98 F-1

9

WSMS	ESS	ES	PS	VPPS	R	R	R
7	6	5	4	3	2	1	0

SR.7 = WRITE STATE MACHINE STATUS

1 = Ready

0 = Busy

SR.6 = ERASE SUSPEND STATUS

1 = Erase Suspended

0 = Erase in Progress/Completed

SR.5 = ERASE STATUS

1 = Error in Block Erasure

0 = Successful Block Erase

SR.4 = PROGRAM STATUS

1 = Error in Byte Program

0 = Successful Byte Program

SR.3 = VPP STATUS

1 = V_{PP} Low Detect; Operation Abort

0 = V_{PP} Okay

SR.2 -SR.0 = RESERVED FOR FUTURE ENHANCEMENTS
These bits are reserved for future use and should be masked

out when polling the Status Register.

NOTES:

The Write State Machine Status Bit must first be checked to determine program or erase completion, before the Program or Erase Status bits are checked for success.

If the Program AND Erase Status bits are set to "1s" during an erase attempt, an improper command sequence was entered. Attempt the operation again.

If V_{PP} low status is detected, the Status Register must be cleared before another program or erase operation is attempted.

The V_{PP} Status bit, unlike an A/D converter, does not provide continuous indication of V_{PP} level. The WSM interrogates the V_{PP} level only after the program or erase command sequences have been entered and informs the system if V_{PP} has not been switched on. The V_{PP} Status bit is not guaranteed to report accurate feedback between V_{PPL} and V_{PPH} .

When the Status Register indicates that programming is complete, the Program Status bit should be checked. If program error is detected, the Status Register should be cleared. The internal WSM verify only detects errors for "1s" that do not successfully program to "0s". The Command Register remains in Read Status Register mode until further commands are issued to it.

If erase/byte program is attempted while $V_{PP} = V_{PPL}$, the Status bit (SR.5/SR.4) will be set to "1". Erase/Program attempts while $V_{PPL} < V_{PP} < V_{PPH}$ produce spurious results and should not be attempted.

EMBEDDED ALGORITHMS

The CAT28F001 integrates the Quick Pulse programming algorithm on-chip, using the Command Register, Status Register and Write State Machine (WSM). On-chip integration dramatically simplifies system software and provides processor-like interface timings to the Command and Status Registers. WSM operation, internal program verify, and V_{PP} high voltage presence are monitored and reported via appropriate Status Register bits. Figure 4 shows a system software flowchart for device programming.

As above, the Quick Erase algorithm is now implemented internally, including all preconditioning of block data. WSM operation, erase verify and VPP high voltage presence are monitored and reported through the Status Register. Additionally, if a command other than Erase Confirm is written to the device after Erase Setup has been written, both the Erase Status and Program Status

bits will be set to "1". When issuing the Erase Setup and Erase Confirm commands, they should be written to an address within the address range of the block to be erased. Figure 5 shows a system software flowchart for block erase.

The entire sequence is performed with V_{PP} at V_{PPH} . Abort occurs when \overline{RP} transitions to V_{IL} , or V_{PP} drops to V_{PPL} . Although the WSM is halted, byte data is partially programmed or Block data is partially erased at the location where it was aborted. Block erasure or a repeat of byte programming will initialize this data to a known value.

BOOT BLOCK PROGRAM AND ERASE


The boot block is intended to contain secure code which will minimally bring up a system and control programming and erase of other blocks of the device, if needed. Therefore, additional "lockout" protection is provided to guarantee data integrity. Boot block program and erase operations are enabled through high voltage V_{HH} on either \overline{RP} or \overline{OE} , and the normal program and erase command sequences are used. Reference the AC Waveforms for Program/Erase.

If boot block program or erase is attempted while \overline{RP} is at V_{IH}, either the Program Status or Erase Status bit will be set to "1", reflective of the operation being attempted and indicating boot block lock. Program/erase attempts while V_{IH} < \overline{RP} < V_{HH} produce spurious results and should not be attempted.

IN-SYSTEM OPERATION

For on-board programming, the \overline{RP} pin is the most convenient means of altering the boot block. Before issuing Program or Erase confirms commands, \overline{RP} must transition to V_{HH} . Hold \overline{RP} at this high voltage throughout the program or erase interval (until after Status Register confirm of successful completion). At this time, it can return to V_{IH} or V_{IL} .

Figure 4 Byte Programming Flowchart



Bus Operation	Command	Comments
Write	Program Setup	Data = 40H Address = Bytes to be Programmed
Write	Program	Data to be programmed Address = Byte to be Programmed
Read		Status Register Data. Toggle OE or CE to update Status Register Check SR.7
Standby		1 = Ready, 0 = Busy


Repeat for subsequent bytes.

11

Full Status check can be done after each byte or after a sequence of bytes.

Write FFH after the last byte programming operation to reset the device to Read Array Mode.

FULL STATUS CHECK PROCEDURE




Bus Operation	Command	Comments
Standby		Check SR.3 1 = V _{PP} Low Detect
Standby		Check SR.3 1 = Byte Program Error

SR.3 MUST be cleared, if set during a program attempt, before further attempts are allowed by the Write State Machine.

SR.3 is only cleared by the Clear Status Register Command, in case where multiple bytes are programmed before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 5 Block Erase Flowchart




Bus Operation	Command	Comments
Write	Erase Setup	Data = 20H Address = Within Block to be erased
Write	Erase	Data - D0H Address = Within Block to be erased
Read		Status Register Data. Toggle OE or CE to update Status Register
Standby		Check SR.7 1 = Ready, 0 = Busy

Repeat for subsequent blocks.

Full Status check can be done after each block or after a sequence of blocks.

Write FFH after the last block erase operation to reset the device to Read Array Mode.

FULL STATUS CHECK PROCEDURE




Bus Operation	Command	Comments
Standby		Check SR.3 1 = V _{PP} Low Detect
Standby		Check SR.4 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error

SR.3 MUST be cleared, if set during a erase attempt, before further attempts are allowed by the Write State Machine.

SR.3 is only cleared by the Clear Status Register Command, in cases where multiple blocks are erased before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 6 Block Erase Suspend/Resume Flowchart



Bus Operation	Command	Comments				
Write	Erase Suspend	Data = B0H				
Standby/ Ready		Read Status Register Check SR.7 1 = Ready, 0 = Busy Toggle ŌĒ or ČĒ to Update Status Register				
Standby		Check SR.6 1 = Suspended				
Write	Read Array	Data = FFH				
Read		Read array data from block other than that being erased.				
Write	Erase Resume	Data = D0H				

WRITE
VALID ADDRESS & DATA (PROGRAM)
OR ERASE CONFIRM COMMAND
OR ERASE DELAY V_{CC} POWER-UP & STANDBY WRITE PROGRAM OR ERASE SETUP COMMAND READ STATUS REGISTER DATA WRITE READ ARRAY COMMAND ADDRESSES (A) A_{IN} A_IN t_{AVAV} t_{AVWH} twhax CE (E) ^tWHEH ^tWHGL V_{IH} \overline{OE} (\overline{G}) t_{WHQV} 1, 2, 3, 4 twhwr- V_{IH} $\overline{WE}(\overline{W})$ tWLWH tDVWH! tWHDX v_{IH} HIGH Z VALID DATA (I/O) D_{IN} D_{IN} SRD V_{IL} ^tPHHWH ^tQVPH v_{HH} 6.5V V_{IH} RP (P) V_{IL} t_{VPWH} V_{PPH} VPPL $V_{PP}(V)$ V_{IH}

14

Figure 7. A.C. Timing for Program/Erase Operation

28F001 F09

POWER UP/DOWN PROTECTION

The CAT28F001 offers protection against inadvertent programming during V_{PP} and V_{CC} power transitions. When powering up the device there is no power-on sequencing necessary. In other words, V_{PP} and V_{CC} may power up in any order. Additionally V_{PP} may be hardwired to V_{PPH} independent of the state of V_{CC} and any power up/down cycling. The internal command register of the CAT28F001 is reset to the Read Mode on power up.

POWER SUPPLY DECOUPLING

To reduce the effect of transient power supply voltage spikes, it is good practice to use a $0.1\mu F$ ceramic capacitor between V_{CC} and V_{SS} and V_{PP} and V_{SS} . These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.

ALTERNATE CE-CONTROLLED WRITES

 V_{CC} = +5V ±10%, unless otherwise specified

JEDEC	Standard		28F001-70		28F001-90		28F001-12		28F001-15		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	t _{WC}	Write Cycle Time	70		90		120		150		ns
taveh	tas	Address Setup to CE Going High	35		40		40		40		ns
t _{EHAX}	t _{AH}	Address Hold Time from CE Going High	10		10		10		10		ns
toveh	t _{DS}	Data Setup Time to CE Going High	35		40		40		40		ns
t _{EHDX}	t _{DH}	Data Hold Time from CE Going High	10		10		10		10		ns
t _{WLEL}	tws	WE Setup Time to CE Going Low	0		0		0		0		ns
tehwh	twH	WE Hold Time from CE Going High	0		0		0		0		ns
t _{ELEH}	t _{CP}	CE Pulse Width	35		40		40		40		ns
t _{EHEL}	teph	CE High Pulse Width	10		10		10		10		ns
tEHGL	_	Write Recovery Time Before Read	0		0		0		0		μs
t _{PHEL}	t _{PS} ⁽¹⁾	RP High Recovery to CE Going Low	480		480		480		480		ns
t _{PHHEH}	t _{PHS} ⁽¹⁾	RP V _{HH} Setup to CE Going High	100		100		100		100		ns
tvpeh	t _{VPS} ⁽¹⁾	V _{PP} Setup to CE Going High	100		100		100		100		ns
t _{EHQV1}	_	Duration of Programming Operations	15		15		15		15		μs
t _{EHQV2}	_	Duration of Erase Operations (Boot)	1.3		1.3		1.3		1.3		Sec
t _{EHQV3}	_	Duration of Erase Operations (Parameter)	1.3		1.3		1.3		1.3		Sec
t _{EHQV4}	_	Duration of Erase Operations (Main)	3		3		3		3		Sec
t _{QVVL}	t _{VPH} ⁽¹⁾	V _{PP} Hold from Valid Status Reg Data	0		0		0		0		ns
tQVPH	t _{PHH} ⁽¹⁾	RP V _{HH} Hold from Status Reg Data	0		0		0		0		ns
t _{PHBR} (1)	_	Boot Block Relock Delay		100		100		100		100	ns
tGHHWL	_	OE V _{HH} Setup to WE Going Low	480		480		480		480		ns
twngh	_	OE V _{HH} Hold from WE High	480		480		480		480		ns

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

Figure 8. Alternate Boot Block Access Method Using OE






Figure 9. Alternate AC Waveform for Write Operations



ORDERING INFORMATION



28F001 F12

Note

(1) The device used in the above example is a CAT28F001PI-90BT (PDIP, Industrial Temperature, 90ns access time, Bottom Boot Block, Tape & Reel)

^{* -40°} to +125°C is available upon request

Doc. No. 25071-00 2/98 F-1

18