

CAT28C16A

16K-Bit CMOS PARALLEL E²PROM

FEATURES


- Fast Read Access Times: 200 ns
- Low Power CMOS Dissipation: -Active: 25 mA Max. -Standby: 100 µA Max.
- Simple Write Operation:
 On-Chip Address and Data Latches
 Self-Timed Write Cycle with Auto-Clear
- Fast Write Cycle Time: 10ms Max

- End of Write Detection: DATA Polling
- Hardware Write Protection
- CMOS and TTL Compatible I/O
- 10,000 Program/Erase Cycles
- 10 Year Data Retention
- Commercial, Industrial and Automotive Temperature Ranges

DESCRIPTION


The CAT28C16A is a fast, low power, 5V-only CMOS Parallel E²PROM organized as 2K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and V_{CC} power up/down write protection eliminate additional timing and protection hardware. DATA Polling signals the start and end of the self-timed write cycle. Additionally, the CAT28C16A features hardware write protection. The CAT28C16A is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 10,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 24-pin DIP and SOIC or 32-pin PLCC packages.

BLOCK DIAGRAM



PIN CONFIGURATION

DI	P Pa	ckage	(P)	SOIC Package (J,K)					
	•1	J ₂₄		∧_ ⊢-	•1	24			
A7 🗆	• 1		□ Vcc		• 1		⊡ Vcc		
A ₆ 🗆	2	23	🗆 A ₈	A6 🗖	2	23	🗅 A8		
A5 □	3	22	🗆 A9	A5 🗖	3	22	🗅 Ag		
A4 □	4	21	U WE	A4 🗖	4	21	T WE		
A3 □	5	20		A3 🗖	5	20			
A2 □	6	19	🗆 A ₁₀	A2 [6	19	🗅 A ₁₀		
A1 🗆	7	18		A1 [7	18	CE CE		
A ₀ □	8	17	□ I/O7		8	17	口 1/07		
I/O ₀ □	9	16	□ I/O ₆	I/O ₀	9	16	コ I/O ₆		
I/O ₁ □	10	15	□ I/O ₅	I/O1 匚	10	15	<u>」 1/05</u>		
I/O2 □	11	14	□ I/O ₄	I/O2 [11	14	口 1/04		
Vss□	12	13	□ I/O ₃	Vss ⊏	12	13] I/O3		



PIN FUNCTIONS

Pin Name	Function		
A ₀ -A ₁₀	Address Inputs		
I/O ₀ –I/O ₇	Data Inputs/Outputs		
CE	Chip Enable		
ŌĒ	Output Enable		
WE	Write Enable		
V _{CC}	5V Supply		
V _{SS}	Ground		
NC	No Connect		

MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power	
Read	L	Н	L	D _{OUT}	ACTIVE	
Byte Write (WE Controlled)	L		Н	D _{IN}	ACTIVE	
Byte Write (CE Controlled)		L	Н	D _{IN}	ACTIVE	
Standby, and Write Inhibit	Н	х	Х	High-Z	STANDBY	
Read and Write Inhibit	Х	Н	Н	High-Z	ACTIVE	

$\textbf{CAPACITANCE} \ T_A = 25^{\circ}C, \ f = 1.0 \ \text{MHz}, \ V_{CC} = 5 \text{V}$

Symbol	Test	Max.	Units	Conditions
C _{I/O} ⁽¹⁾	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} ⁽¹⁾	Input Capacitance	6	pF	$V_{IN} = 0V$

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias –55°C to +125°C
Storage Temperature –65°C to +150°C
Voltage on Any Pin with Respect to Ground ⁽²⁾ $-2.0V$ to $+V_{CC} + 2.0V$
V _{CC} with Respect to Ground –2.0V to +7.0V Package Power Dissipation
Capability (Ta = 25°C)1.0W
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current ⁽³⁾ 100 mA

RELIABILITY CHARACTERISTICS

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

Symbol	Parameter	Min.	Max.	Units	Test Method
Nend ⁽¹⁾	Endurance	10,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} ⁽¹⁾	Data Retention	10		Years MIL-STD-883, Test Method 10	
Vzap ⁽¹⁾	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} ⁽¹⁾⁽⁴⁾	Latch-Up	100		mA	JEDEC Standard 17

D.C. OPERATING CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$, unless otherwise specified.

			Limits					
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions		
Icc	V _{CC} Current (Operating, TTL)			35	mA	$\overline{CE} = \overline{OE} = V_{IL},$ f = 1/t _{RC} min, All I/O's Open		
I _{CCC} ⁽⁵⁾	V _{CC} Current (Operating, CMOS)			25	mA	$\overline{CE} = \overline{OE} = V_{ILC},$ f = 1/t _{RC} min, All I/O's Open		
I _{SB}	V _{CC} Current (Standby, TTL)			1	mA	$\overline{CE} = V_{IH}$, All I/O's Open		
I _{SBC} ⁽⁶⁾	V _{CC} Current (Standby, CMOS)			100	μA	CE = V _{IHC} , All I/O's Open		
ILI	Input Leakage Current	-10		10	μA	$V_{IN} = GND$ to V_{CC}		
ILO	Output Leakage Current	-10		10	μA	$\frac{V_{OUT} = GND \text{ to } V_{CC},}{\overline{CE} = V_{IH}}$		
VIH ⁽⁶⁾	High Level Input Voltage	2		V _{CC} +0.3	V			
VIL ⁽⁵⁾	Low Level Input Voltage	-0.3		0.8	V			
V _{OH}	High Level Output Voltage	2.4			V	I _{OH} = -400μA		
V _{OL}	Low Level Output Voltage			0.4	V	I _{OL} = 2.1mA		
V _{WI}	Write Inhibit Voltage	3.0			V			

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.

(3) Output shorted for no more than one second. No more than one output shorted at a time.

(4) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to $V_{CC} + 1V$.

(5) $V_{ILC} = -0.3V$ to +0.3V.

(6) $V_{IHC} = V_{CC} - 0.3V$ to $V_{CC} + 0.3V$.

A.C. CHARACTERISTICS, Read Cycle

 $V_{CC} = 5V \pm 10\%$, unless otherwise specified.

		28C16A-20		
Symbol	Parameter	Min.	Max.	Units
t _{RC}	Read Cycle Time	200		ns
tCE	CE Access Time		200	ns
tAA	Address Access Time		200	ns
toe	OE Access Time		80	ns
tLZ ⁽¹⁾	CE Low to Active Output	0		ns
toLz ⁽¹⁾	OE Low to Active Output	0		ns
t _{HZ} ⁽¹⁾⁽²⁾	CE High to High-Z Output		55	ns
toHz ⁽¹⁾⁽²⁾	OE High to High-Z Output		55	ns
t _{OH} ⁽¹⁾	Output Hold from Address Change	0		ns

Figure 1. A.C. Testing Input/Output Waveform(3)





Figure 2. A.C. Testing Load Circuit (example)



C₁ INCLUDES JIG CAPACITANCE

5089 FHD F04

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer.
- (3) Input rise and fall times (10% and 90%) < 10 ns.

A.C. CHARACTERISTICS, Write Cycle

 V_{CC} = 5V $\pm 10\%$, unless otherwise specified.

		:	28C16A-20			
Symbol	Parameter	r	Min.	Max.	Units	
twc	Write Cycle Time			10	ms	
tas	Address Setup Time		10		ns	
tан	Address Hold Time		100		ns	
tcs	CE Setup Time		0		ns	
tсн	CE Hold Time		0		ns	
tcw ⁽²⁾	CE Pulse Time		150		ns	
toes	OE Setup Time		15		ns	
tоен	OE Hold Time		15		ns	
twP ⁽²⁾	WE Pulse Width		150		ns	
tDS	Data Setup Time		50		ns	
tDH	Data Hold Time		10		ns	
tDL	Data Latch Time		50		ns	
t _{INIT} ⁽¹⁾	Write Inhibit Period After Power-up		5	20	ms	

Note:

(1) (2) This parameter is tested initially and after a design or process change that affects the parameter. A write pulse of less than 20ns duration will not initiate a write cycle.

DEVICE OPERATION

Read

Data stored in the CAT28C16A is transferred to the data bus when \overline{WE} is held high, and both \overline{OE} and \overline{CE} are held

Figure 3. Read Cycle

low. The data bus is set to a high impedance state when either \overline{CE} or \overline{OE} goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment.




Figure 4. Byte Write Cycle [WE Controlled] twc ADDRESS tAS ^tAH tCS <-+tCH-CE ŌĒ -tOES⊣ ^tOEH tWP WE t_{DL}-HIGH-Z DATA OUT DATA IN DATA VALID tDS <- tDH →

5089 FHD F06


28C16A F05

Byte Write


A write cycle is executed when both \overline{CE} and \overline{WE} are low, and OE is high. Write cycles can be initiated using either $\overline{\text{WE}}$ or $\overline{\text{CE}}$, with the address input being latched on the falling edge of WE or \overline{CE} , whichever occurs last. Data, conversely, is latched on the rising edge of WE or CE, whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 10 ms.

DATA Polling

DATA polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O7 (I/O0-I/O6 are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle, all I/O's will output true data during a read cycle.







HARDWARE DATA PROTECTION


The following is a list of hardware data protection features that are incorporated into the CAT28C16A.

- (1) V_{CC} sense provides for write protection when V_{CC} falls below 3.0V min.
- (2) A power on delay mechanism, t_{INIT} (see AC charac-

teristics), provides a 5 to 20 ms delay before a write sequence, after V_{CC} has reached 3.0V min.

- (3) Write inhibit is activated by holding any one of OE low, CE high or WE high.
- (4) Noise pulses of less than 20 ns on the \overline{WE} or \overline{CE} inputs will not result in a write cycle.

ORDERING INFORMATION



Notes:

(1) The device used in the above example is a CAT28C16ANI-20T (PLCC, Industrial temperature, 200 ns Access Time, Tape & Reel).