

# 4-Mbit (256K x 16) Static RAM

#### **Features**

- Pin-and function-compatible with CY7C1041B
- High speed
  - $t_{AA} = 10 \text{ ns}$
- · Low active power
  - I<sub>CC</sub> = 90 mA @ 10 ns (Industrial)
- Low CMOS standby power
  - $I_{SB2} = 10 \text{ mA}$
- 2.0 V Data Retention
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- · Easy memory expansion with CE and OE features
- Available in lead-free 44-Lead (400-Mil) Molded SOJ and 44-Pin TSOP II packages


### Functional Description[1]

The CY7C1041D is a high-performance CMOS static RAM organized as 256K words by 16 bits. Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_1$ 7). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 7).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041D is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.



Note:

1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com.

Cypress Semiconductor Corporation Document #: 38-05472 Rev. \*C

198 Champion Court

San Jose, CA 95134-1709

-1709 • 408-943-2600 Revised March 31, 2006



#### **Selection Guide**

	-10 (Industrial)	-12 (Automotive) <sup>[2]</sup>	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	90	95	mA
Maximum CMOS Standby Current	10	15	mA

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......–55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[3]}$  .... –0.5V to +6.0V DC Voltage Applied to Outputs in High Z State  $^{[3]}$  ......-0.5V to V $_{\rm CC}$  +0.5V DC Input Voltage<sup>[3]</sup>.....-0.5V to V<sub>CC</sub> +0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>	Speed
Industrial	–40°C to +85°C	$5V \pm 0.5$	10 ns
Automotive	-40°C to +125°C	5V ± 0.5	12 ns

### **Electrical Characteristics** Over the Operating Range

				-10 (Industrial)		-12 (Aut		
Parameter	Description	Test Condition	ons	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.$ $V_{CC} = Min., I_{OL} = 8.0$		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage				0.4		0.4	٧
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.5	2.0	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage[3]			-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	$GND \le V_I \le V_{CC}$			-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Disabled} \end{array}$	<b>–</b> 1	+1	<b>–</b> 1	+1	μА	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply		100 MHz		90		-	mA
	Current	$f = f_{MAX} = 1/t_{RC}$	83 MHz		80		95	mA
			66 MHz		70		85	mA
			40 MHz		60		75	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH} V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$			20		25	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC}$ $V_{IN} \ge V_{CC} - 0.3V$ , or $V_{CC} = 0$			10		15	mA

### Capacitance<sup>[4]</sup>

Parameter	neter Description Test Conditions		Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	I/O Capacitance	V <sub>CC</sub> = 5.0V	8	pF

- 2. Automotive product information is Preliminary.

  3.  $V_{IL}$  (min.) = -2.0V and  $V_{IH}$ (max) =  $V_{CC}$  + 2V for pulse durations of less than 20 ns.

  4. Tested initially and after any design or process changes that may affect these parameters.


Document #: 38-05472 Rev. \*C




#### Thermal Resistance<sup>[4]</sup>


Parameter	Description	Test Conditions	SOJ Package	TSOP II Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient) <sup>[4]</sup>	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.91	50.66	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case) <sup>[4]</sup>		36.73	17.17	°C/W


### AC Test Loads and Waveforms<sup>[5]</sup>





High-Z Characteristics:





### Switching Characteristics<sup>[6]</sup> Over the Operating Range

		-10 (Inc	dustrial)	-12 (Automotive)			
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
Read Cycle	·						
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[7]</sup>	100		100		μS	
t <sub>RC</sub>	Read Cycle Time	10		12		ns	
t <sub>AA</sub>	Address to Data Valid		10		12	ns	
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		10		12	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns	
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[8, 9]</sup>		5		6	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[9]</sup>	3		3		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[8, 9]</sup>		5		6	ns	
t <sub>PU</sub> CE LOW to Power-Up		0		0		ns	
t <sub>PD</sub> CE HIGH to Power-Down			10		12	ns	
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6	ns	
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		ns	
t <sub>HZBE</sub>	Byte Disable to High Z		5		6	ns	

#### Notes:

- 5. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c)
- 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.  $I_{POWER}$  gives the minimum amount of time that the power supply should be at typical  $V_{CC}$  values until the first memory access can be performed.
- 8. t<sub>HZOE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
- 9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZDE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.




### Switching Characteristics<sup>[6]</sup> Over the Operating Range(continued)

		-10 (Inc	dustrial)	-12 (Automotive)			
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
Write Cycle <sup>[10, 1</sup>	1]			1			
t <sub>WC</sub>	Write Cycle Time	10		12		ns	
t <sub>SCE</sub>	CE LOW to Write End	7		10		ns	
t <sub>AW</sub>	Address Set-Up to Write End	7		10		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns	
t <sub>PWE</sub>	WE Pulse Width	7		10		ns	
t <sub>SD</sub>	Data Set-Up to Write End	6		7		ns	
t <sub>HD</sub>	Data Hold from Write End	0		0		ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	3		3		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[8, 9]</sup>		5		6	ns	
t <sub>BW</sub>	Byte Enable to End of Write	7		10		ns	

### Data Retention Characteristics Over the Operating Range


Parameter	Description	Conditions <sup>[13]</sup>	Min.	Max.	Unit	
V <sub>DR</sub> V <sub>CC</sub> for Data Retention				2.0		V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$	Ind'l		10	mA
I <sub>CCDR</sub>	Data Retention Current	$CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Auto		15	mA
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time			0		ns
t <sub>R</sub> <sup>[12]</sup>	Operation Recovery Time			t <sub>RC</sub>		ns

#### **Data Retention Waveform**



### **Switching Waveforms**

Read Cycle No. 1<sup>[13, 14]</sup>



#### Notes:

- 10. The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- write.

  11. The minimum Write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .


  12. Full device operation requires linear  $V_{\text{CC}}$  ramp from  $V_{\text{DR}}$  to  $V_{\text{CC(min.)}} \ge 50~\mu \text{s}$  or stable at  $V_{\text{CC(min.)}} \ge 50~\mu \text{s}$ 13. No input may exceed  $V_{\text{CC}} + 0.5V_{\text{CE}}$ ,  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BHE}} = V_{\text{IL}}$ .

Document #: 38-05472 Rev. \*C




### Switching Waveforms (continued)

### Read Cycle No. 2 (OE Controlled) [15,16]



Write Cycle No. 1 (CE Controlled)[17, 18]



Notes:

15. WE is HIGH for read cycle.

16. Address valid prior to or coincident with CE transition LOW


17. Data I/O is high impedance if OE or BHE and/or BLE= V<sub>IH</sub>.

18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




### Switching Waveforms (continued)

### Write Cycle No. 2 (BLE or BHE Controlled)



# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write)[16, 17]




#### Note:

19. During this period the I/Os are in the output state and input signals should not be applied.



### Switching Waveforms (continued)

## Write Cycle No. 4 (WE Controlled, OE LOW)



### **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Χ	Х	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read Lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read Upper bits only	Active (I <sub>CC</sub> )
L	Χ	L	L	L	Data In	Data In	Write All bits	Active (I <sub>CC</sub> )
L	Χ	L	L	Н	Data In	High Z	Write Lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data In	Write Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1041D-10VXI	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-Free)	Industrial
	CY7C1041D-10ZSXI	51-85087	44-Lead TSOP Type II (Pb-Free)	
12	CY7C1041D-12VXE	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-Free)	Automotive
	CY7C1041D-12ZSXE	51-85087	44-Lead TSOP Type II (Pb-Free)	

Please contact your local Cypress sales representative for availability of these parts.




#### Package Diagrams


#### 44-Lead (400-Mil) Molded SOJ (51-85082)





44-Pin TSOP II (51-85087)

DIMENSION IN MM (INCH) MAX NIN









All products and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-05472 Rev. \*C

Page 8 of 9



# **Document History Page**

				1
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Datasheet for C9 IPP
*A	233729	See ECN	RKF	1.AC, DC parameters are modified as per EROS (Spec #01-2165) 2.Pb-free offering in the 'ordering information'
*B	351117	See ECN	PCI	Changed from Advance to Preliminary Removed 17 and 20 ns Speed bin Added footnote # 4 Redefined I <sub>CC</sub> values for Com'l and Ind'l temperature ranges I <sub>CC</sub> (Com'l): Changed from 67 and 54 mA to 75 and 70 mA for 12 and 15 ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80, 67 and 54 mA to 90, 85 and 80 mA for 10, 12 and 15 ns speed bins respectively Changed footnote # 10 on t <sub>R</sub> Changed t <sub>SCE</sub> from 8 to 7 ns for 10 ns speed bin Added Static Discharge Voltage and latch-up current spec Added V <sub>IH(max)</sub> spec in footnote # 2 Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Added Write Cycle (WE Controlled, OE HIGH During Write) Timing Diagram Changed part names from Z to ZS in the Ordering Information Table Removed L-Version Added 10 ns parts in the Ordering Information Table Added Lead-Free Ordering Information Table
*C	446328	See ECN	NXR	Converted Preliminary to Final Removed -15 speed bin Removed Commercial Operating Range product information Added Automotive Operating Range product information Changed Maximum Rating for supply voltage from 7V to 6V Updated Thermal Resistance table Changed thermal Resistance table