

1-Mbit (64K x 16) Static RAM

Features

- Pin-and function-compatible with CY7C1021B
- · High speed
 - $t_{AA} = 10 \text{ ns}$
- · Low active power
 - $I_{CC} = 80 \text{ mA} @ 10 \text{ ns}$
- · Low CMOS Standby Power
 - $I_{SB2} = 3 \text{ mA}$
- · 2.0V Data Retention
- · Automatic power-down when deselected
- · CMOS for optimum speed/power
- · Independent control of upper and lower bits
- Available in Pb-free 44-pin 400-Mil wide Molded SOJ and 44-pin TSOP II packages

Functional Description [1]


The CY7C1021D is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected. The input/output pins (IO_0 through IO_{15}) are placed in a high-impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- BHE and BLE are disabled (BHE, BLE HIGH)
- When the write operation is active (CE LOW, and WE LOW)

Write to the device by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from IO pins $(IO_0$ through $IO_7)$, is written into the location specified on the address pins $(A_0$ through $A_{15})$. If Byte High Enable (\overline{BHE}) is LOW, then data from IO pins $(IO_8$ through $IO_{15})$ is written into the location specified on the address pins $(A_0$ through $A_{15})$.

Read from the device by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins appears on IO_0 to IO_7 . If Byte High Enable (\overline{BHE}) is LOW, then data from memory appears on IO_8 to IO_{15} . See the "Truth Table" on page 8 for a complete description of read and write modes.

Logic Block Diagram



Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

Cypress Semiconductor Corporation
Document #: 38-05462 Rev. *E


198 Champion Court

San Jose, CA 95134-1709

1709 • 408-943-2600 Revised February 22, 2007



Pin Configuration [2]



Selection Guide

	-10 (Industrial)	-12 (Automotive) [3]	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	80	120	mA
Maximum CMOS Standby Current	3	15	mA

Notes

- NC pins are not connected on the die.
- 3. Automotive Product Information is Preliminary.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied-55°C to +125°C Supply Voltage on V_{CC} to Relative GND $^{[4]}$... -0.5V to +6.0V DC Voltage Applied to Outputs in High-Z State $^{[4]}$ -0.5V to V_{CC} +0.5V DC Input Voltage $^{[4]}$ -0.5V to V_{CC} +0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current>	200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	Speed
Industrial	–40°C to +85°C	5V ± 10%	10 ns
Automotive	–40°C to +125°C		12 ns

Electrical Characteristics (Over the Operating Range)

Doromotor	Description	Took Condition		–10 (In	dustrial)	–12 (Au	Unit	
Parameter	Description	Test Conditio	Min	Max	Min	Max	Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = -4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5V	2.0	V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage [4]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1	+1	- 5	+5	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{CC}$, Output Disabled		-1	+1	- 5	+5	μΑ
I _{CC}	V _{CC} Operating	V _{CC} = Max,	100 MHz		80		-	mA
	Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{max} = 1/t_{RC}$	83 MHz		72		120	mA
			66 MHz		58		100	mA
			40 MHz		37		63	mA
I _{SB1}	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} &\text{Max V}_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \end{aligned}$	f = f _{max}		10		50	mA
I _{SB2}	Automatic CE Power-down Current —CMOS Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ &\text{or V}_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{aligned}$	0.3V,		3		15	mA

Note

^{4.} V_{IL} (min) = -2.0V and V_{IH} (max) = V_{CC} + 1V for pulse durations of less than 5 ns.




Capacitance [5]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	8	pF
C _{OUT}	Output Capacitance		8	pF


Thermal Resistance [5]

Parameter	Description	Test Conditions	SOJ	TSOP II	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	53.91	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		36.75	21.24	°C/W

AC Test Loads and Waveforms [6]



High-Z characteristics:



Notes

- 5. Tested initially and after any design or process changes that may affect these parameters.
- 6. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).



Switching Characteristics (Over the Operating Range) [7]

Down at an	Description	–10 (In	dustrial)	-12 (Aut	omotive)	Unit
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle			•		•	_
t _{power} [8]	V _{CC} (typical) to the first access	100		100		μS
t _{RC}	Read Cycle Time	10		12		ns
t _{AA}	Address to Data Valid		10		12	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12	ns
t _{DOE}	OE LOW to Data Valid		5		6	ns
t _{LZOE}	OE LOW to Low Z [9]	0		0		ns
t _{HZOE}	OE HIGH to High Z [9, 10]		5		6	ns
t _{LZCE}	CE LOW to Low Z [9]	3		3		ns
t _{HZCE}	CE HIGH to High Z [9, 10]		5		6	ns
t _{PU}	CE LOW to Power-Up	0		0		ns
t _{PD}	CE HIGH to Power-Down		10		12	ns
t _{DBE}	Byte Enable to Data Valid		5		6	ns
t _{LZBE}	Byte Enable to Low Z	0		0		ns
t _{HZBE}	Byte Disable to High Z		5		6	ns
Write Cycle [12	2]					
t _{WC}	Write Cycle Time	10		12		ns
t _{SCE}	CE LOW to Write End	7		10		ns
t _{AW}	Address Set-Up to Write End	7		10		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	7		10		ns
t _{SD}	Data Set-Up to Write End	6		7		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z [9]	3		3		ns
t _{HZWE}	WE LOW to High Z [9, 10]		5		6	ns
t _{BW}	Byte Enable to End of Write	7		10		ns

Notes


- 7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- 8. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.
- 9. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- 10. t_{HZOE}, t_{HZBE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in (c) of "AC Test Loads and Waveforms [6]" on page 4. Transition is measured when the outputs enter a high impedance state.
- 11. This parameter is guaranteed by design and is not tested.
- 12. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions		Min	Max	Unit
V_{DR}	V _{CC} for Data Retention			2.0		٧
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V}, V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } V_{IN} \le 0.3 \text{ V}$	Industrial		3	mA
		$V_{\text{IN}} \ge V_{\text{CC}} - 0.3 \text{ V or } V_{\text{IN}} \le 0.3 \text{ V}$	Automotive		15	mA
t _{CDR} [4]	Chip Deselect to Data Retention Time			0		ns
t _R ^[13]	Operation Recovery Time			t _{RC}		ns

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled) [14, 15]



Read Cycle No. 2 (OE Controlled) [15, 16]




Notes

- 13. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 50 \,\mu s$ or stable at $V_{CC(min)} \ge 50 \,\mu s$. 14. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or $\overline{BLE} = V_{IL}$.
- 15. WE is HIGH for read cycle.
- 16. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled) [17, 18]



Write Cycle No. 2 (BLE or BHE Controlled)




Notes
17. Data IO is high impedance if \overline{OE} or \overline{BHE} and/or \overline{BLE} = V_{IH} .

^{18.} If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)



Truth Table

CE	OE	WE	BLE	BHE	1O ₀ -1O ₇	IO ₈ -IO ₁₅	Mode	Power
Н	Х	Х	X	X	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write – Upper bits only	Active (I _{CC})
L	Н	Н	X	X	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1021D-10VXI	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1021D-10ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	
12	CY7C1021D-10ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	Automotive

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.



Package Diagrams

Figure 1. 44-pin (400-Mil) Molded SOJ, 51-85082








Package Diagrams (continued)


Figure 2. 44-Pin Thin Small Outline Package Type II, 51-85087

DIMENSION IN MM (INCH)
MAX
MIN.









All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233695	See ECN	RKF	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in the Ordering Information
*B	263769	See ECN	RKF	Added Data Retention Characteristics Table Added T _{power} Spec in Switching Characteristics Table Shaded Ordering Information
*C	307601	See ECN	RKF	Reduced Speed bins to -10 and -12 ns
*D	520647	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Added I _{CC} values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Added Automotive Product Information Updated Ordering Information Table Changed Overshoot spec from V _{CC} +2V to V _{CC} +1V in footnote #4
*E	802877	See ECN	VKN	Changed Commercial operating range $I_{\rm CC}$ spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA 37 mA for 40MHz Changed Automotive operating range $I_{\rm CC}$ spec from 100 mA to 120 mA for 83MHz, 90 mA to 100 mA for 66MHz, 60 mA to 63 mA for 40MHz

[+] Feedback